

# Zana X Reference Data

Name:	format	operation	opcode/funct (hex)
Add	add R	$R[rd] = R[rs] + R[rt]$	0/3 <sub>hex</sub>
Add immediate	addi I	$R[rt] = R[rs] + \text{SignExtImm}$	3 <sub>hex</sub>
And	and R	$R[rd] = R[rs] \& R[rt]$	0/0 <sub>hex</sub>
Or	or R	$R[rd] = R[rs]   R[rt]$	0/1 <sub>hex</sub>
Nor	nor R	$R[rd] = \sim(R[rs]   R[rt])$	0/2 <sub>hex</sub>
Subtract	sub R	$R[rd] = R[rs] - R[rt]$	0/4 <sub>hex</sub>
Mult	mult R	$\{Hi, Lo\} = R[rs] * R[rt]$	0/5 <sub>hex</sub>
Set Less Than	slt R	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	0/6 <sub>hex</sub>
Jump Register	jr R	$PC = R[rs]$	0/7 <sub>hex</sub>
Load Word	lw I	$R[rt] = M[R[rs] + \text{SignExtImm}]$	1 <sub>hex</sub>
Store Word	sw I	$M[R[rs] + \text{SignExtImm}] = R[rt]$	2 <sub>hex</sub>
Subtract Immediate	subi I	$R[rt] = R[rs] - \text{SignExtImm}$	4 <sub>hex</sub>
Branch on Equal	beg I	if ( $R[rs] == R[rt]$ ) $PC = PC + 4 + \text{BranchAddr}$	5 <sub>hex</sub>
Branch on Not Equal	bne I	if ( $R[rs] != R[rt]$ ) $PC = PC + 4 + \text{BranchAddr}$	4 <sub>hex</sub>
Jump	J J	$PC = \text{JumpAddr}$	7 <sub>hex</sub>
Jump and Link	Jal J	$R[15] = PC + 8$ ; $PC = \text{JumpAddr}$	8 <sub>hex</sub>

## Instruction Formats

	31	26 25	21 20	16 15	11 10	6 5	0
R	op	rs	rt	rd	shamt	funct	
I	op	rs	rt	immediate			
J	op	address					

Register Name	Number	Use
\$zero	0	Constant zero reg.
\$gpr1 - \$gpr4	1-4	general purpose registers
\$a0 - \$a2	5-7	Argument Registers
\$t0 - \$t3	8-11	Temporary Registers
\$v0 - \$v1	12-13	Value Registers for function results
\$sp	14	Stack Pointer Register
\$ra	15	Return Address Register
\$gpr16 - \$gpr31	16-31	More general purpose regs.

## MEMORY ALLOCATION

