
# Parallel Patterns: Convolution 2 (Tiled Convolution)


Prof. Seokin Hong

#### **Review: 1D Convolution**


- Commonly used for audio processing
  - Mask size is usually an **odd** number of elements for symmetry (5 in this example)
- Calculation of P[2]



#### **Tiled 1D Convolution Basic Idea**





#### Loading the left halo to the shared memory



```
int n = Mask_Width/2;
int halo_index_left = (blockIdx.x - 1)*blockDim.x + threadIdx.x;
if (threadIdx.x >= blockDim.x - n) {
    N_ds[threadIdx.x - (blockDim.x - n)] =
        (halo_index_left < 0) ? 0 : N[halo_index_left];
}</pre>
```


#### Loading the internal elements to the shared memory





```
N_ds[n + threadIdx.x] = N[blockIdx.x*blockDim.x + threadIdx.x];
```

#### Loading the right halo to the shared memory



```
int halo_index_right = (blockIdx.x + 1)*blockDim.x + threadIdx.x;
if (threadIdx.x < n) {
    N_ds[n + blockDim.x + threadIdx.x] =
        (halo_index_right >= Width) ? 0 : N[halo_index_right];
}
```

#### **Tiled 1D Convolution: CUDA Kernel**

```
global void convolution 1D tiled kernel(float *N, float *P, int Mask Width,
int Width) {
int i = blockIdx.x*blockDim.x + threadIdx.x;
  shared float N ds[TILE SIZE + MAX MASK WIDTH - 1];
int n = Mask Width/2;
int halo index left = (blockIdx.x - 1)*blockDim.x + threadIdx.x;
if (threadIdx.x >= blockDim.x - n) {
  N ds[threadIdx.x - (blockDim.x - n)] =
    (halo index left < 0) ? 0 : N[halo index left];</pre>
                                                                           M
N ds[n + threadIdx.x] = N[blockIdx.x*blockDim.x + threadIdx.x];
int halo index right = (blockIdx.x + 1)*blockDim.x + threadIdx.x;
if (threadIdx.x < n) {</pre>
  N ds[n + blockDim.x + threadIdx.x] =
    (halo index right >= Width) ? 0 : N[halo index right];
                                                             Tile 0
  syncthreads();
                                                             Tile 1
float Pvalue = 0;
for (int j = 0; j < Mask Width; <math>j++) {
                                                             Tile 2
  Pvalue += N ds[threadIdx.x + j]*M[j];
                                                             Tile 3
                                                                            12
P[i] = Pvalue;
```

#### Review: Host Code using constant memory

```
// global variable, outside any kernel/function
   _constant__ float Mc[MASK_WIDTH][MASK_WIDTH];
main()
 // allocate N, P, initialize N elements, copy N to Nd
 Matrix M;
 M = AllocateMatrix(MASK WIDTH, MASK WIDTH, 1);
 // initialize M elements
 cudaMemcpyToSymbol(Mc, M.elements,
          MASK WIDTH*MASK WIDTH*sizeof(float));
 ConvolutionKernel<<<dimGrid, dimBlock>>>(Nd, Pd);
```

#### **Data Reuse in the Shared Memory**


- Element 2 is used by thread 4 (1X)
- Element 3 is used by threads 4, 5 (2X)
- Element 4 is used by threads 4, 5, 6 (3X)
- Element 5 is used by threads 4, 5, 6, 7 (4X)
- Element 6 is used by threads 4, 5, 6, 7 (4X)
- Element 7 is used by threads 5, 6, 7 (3X)
- Element 8 is used by threads 6, 7 (2X)
- Element 9 is used by thread 7 (1X)




Mask\_Width is 5

### Tiled 1D convolution with general caching

- Loading the left and right halo cells into the shared memory makes the CUDA kernel complex. ③
- Recent GPUs provide general L1 and L2 caches
  - L1 is private to each SM
  - L2 is shared among all SMs
- Halo cells of a block are also interal cells of a neighboring block
- Halo cells may be available in the L2 cache
  - → might not need to load the halo cells to the shared memory






#### Tiled 1D convolution with general caching

```
global void convolution 1D tiled cache kernel(float *N, float *P,
int Mask Width, int Width) {
  int i = blockIdx.x*blockDim.x + threadIdx.x;
    shared float N ds[TILE SIZE];
 N ds[threadIdx.x] = N[i];
  syncthreads();
  int This tile start point = blockIdx.x * blockDim.x;
  int Next tile start point = (blockIdx.x + 1) * blockDim.x;
  int N start point = i - (Mask Width/2);
  float Pvalue = 0;
  for (int j = 0; j < Mask Width; <math>j ++) {
     int N index = N start point + j;
     if (N index >= 0 && N index < Width) {
       if ((N index >= This tile start point)
         && (N index < Next tile start point)) {
         Pvalue += N ds[threadIdx.x+j-(Mask Width/2)]*M[j];
       } else {
         Pvalue += N[N index] * M[j];
  P[i] = Pvalue;
```


#### **Tiled 2D convolution**

- Use a thread block to calculate a tile of P
  - Thread Block size determined by the TILE\_SIZE




## **High-Level Tiling Strategy**

- Load a tile of N into shared memory (SM)
  - All threads participate in loading
  - A subset of threads use each N element in SM




## Output Tiling and Thread Index (P)

- Use a thread block to calculate a tile of P
  - Each output tile is of TILE\_SIZE for both x and y




## Tiling N

Each N element is used in calculating up to KERNEL\_SIZE \*
 KERNEL\_SIZE P elements (all elements in the tile)



#### Input tiles need to be larger than output tiles.



## ← Input Tile

We will use a strategy where the input tile will be loaded into the shared memory.


## **Dealing with Mismatch**

- Use a thread block that matches input tile
  - Each thread loads one element of the input tile
  - Some threads do not participate in calculating output
    - → There will be if statements and control divergence

#### Shifting from output coordinates to input coordinates

```
__global___ void convolution(Matrix N, Matrix P) {
    __shared___ float N_ds[BLOCK_SIZE][BLOCK_SIZE];
    int ty= threadIdx.y;
    int tx= threadIdx.x;


int row_o = blockIdx.y*TILE_SIZE+ ty;
    int col_o = blockIdx.x*TILE_SIZE+ tx;
    int row_i = row_o - KERNEL_SIZE/2;
    int col_i = col_o - KERNEL_SIZE/2;
    float output = 0.0f;
```



### Loading input matrix to the shared memory

```
if((row_i >= 0) && (row_i < N.height) && (col_i >= 0) && (col_i < N.width)) {
    N_ds[ty][tx] = N.elements[row_i * N.width + col_i];
} else{
    N_ds[ty][tx] = 0.0f;
}
__syncthreads();</pre>
```

■ Threads that loads ghost should return 0.0



#### Do convolution!

Some threads do not participate in calculating output.

```
if(ty < TILE_SIZE && tx < TILE_SIZE){</pre>
  for(i = 0; i < KERNEL_SIZE; i++) {
   for(j = 0; j < KERNEL_SIZE; j++) {
     output += Mc[i][j] * Ns[i+ty][j+tx];
 if(row_o < P.height && col_o < P.width)
   P.elements[row o * P.width + col o] = output;
```

#### **Setting Block Size**

In general, block size should be

```
TILE_SIZE + (KERNEL_SIZE -1)
```

If kernel size = 5,
#define BLOCK\_SIZE (TILE\_SIZE + 4)

```
dim3 dimBlock(BLOCK_SIZE,BLOCK_SIZE);
dim3 dimGrid(ceil(N.width/TILE_SIZE), ceil(N.height/TILE_SIZE), 1);
```

convolution<<<dimGrid, dimBlock>>>(N\_d, P\_d);

**Tiled Convolution Analysis** 

## A Small 1D Example: TILE\_SIZE = 8, Mask\_Width=5

output and input tiles for block 1

Ρ


■ For Mask\_Width = 5, each block loads 8+5-1 = 12 elements (12 memory loads)

N\_ds
6 7 8 9 10 11 12 13 14 15 16 17

Mask\_Width is 5

8 9 10 11 12 13 14 15

#### A Small 1D Example: TILE\_SIZE = 8, Mask\_Width=5



- Each output P element uses 5 N elements (in N\_ds)
  - o P[8] uses N[6], N[7], N[8], N[9], N[10]
  - o P[9] uses N[7], N[8], N[9], N[10], N[11]
  - o P[10] uses N[8], N[9], N[10], N[11], N[12]
  - o ...
  - o P[14] uses N[12], N[13], N[14], N[15], N[16]
  - P[15] uses N[13], N[14], N[15], N[16], N[17]

A Total of 8 \* 5 elements are used for the output tile.

#### A simple way to calculate tiling benefit

- (8+5-1)=12 elements loaded
- 8\*5 global memory accesses replaced by shared memory accesses
- This gives a bandwidth reduction of 40/12=3.3

#### In General, for 1D

- TILE\_SIZE + Mask\_Width -1 elements loaded
- TILE\_SIZE \* Mask\_Width global memory accesses replaced by shared memory access
- This gives a reduction of bandwidth by
   (TILE SIZE \*Mask Width)/(TILE SIZE+Mask Width-1)

#### **Bandwidth Reduction for 1D**

#### The reduction is

Mask\_Width \* (TILE\_SIZE)/(TILE\_SIZE+Mask\_Width-1)

TILE_SIZE	16	32	64	128	256
Reduction Mask_Width = 5	4.0	4.4	4.7	4.9	4.9
Reduction Mask_Width = 9	6.0	7.2	8.0	8.5	8.7