{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":36055290,"defaultBranch":"master","name":"blobs","ownerLogin":"coreboot","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2015-05-22T06:07:20.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/6484311?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1686297803.120158","currentOid":""},"activityList":{"items":[{"before":"30e541a7d08a6446bd981c1be6378321f2e65594","after":"c641a817e4e4b7b404cf00c05100c360547253b1","ref":"refs/heads/main","pushedAt":"2024-03-05T23:03:27.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"mb/erying/tgl: Add blobs necessary for platform bring-up\n\nFlash Descriptor and Management Engine blobs extracted from stock.\nMicrocodes from public GitHub repository, as Intel doesn't carry\nmicrocode for D0 stepping in their tree.\n\nChange-Id: I9ee9e031969b477d2d9f63f7e49a113bd4380f91\nSigned-off-by: Alicja Michalska ","shortMessageHtmlLink":"mb/erying/tgl: Add blobs necessary for platform bring-up"}},{"before":"ba6e8a48cee66c2a5093d9f76a6786feba90a761","after":"30e541a7d08a6446bd981c1be6378321f2e65594","ref":"refs/heads/main","pushedAt":"2024-01-02T05:03:22.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"soc/mediatek/mt8192: Update dram.elf from 1.6.3 to 1.8.3\n\nTo sync DRAMC_PARAM_HEADER_VERSION with CB:61132 and CB:62549, update\ndram.elf from ChromeOS build 15692.0.0.\n\nBUG=b:315082772\n\nChange-Id: I2ec5b724cf69892f04eea3c512cb28efafc02031\nSigned-off-by: Yu-Ping Wu ","shortMessageHtmlLink":"soc/mediatek/mt8192: Update dram.elf from 1.6.3 to 1.8.3"}},{"before":"1f31acc3d848ca52a1aca3bd1d87618fb9465d37","after":"ba6e8a48cee66c2a5093d9f76a6786feba90a761","ref":"refs/heads/main","pushedAt":"2023-08-23T22:03:24.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"soc/intel: Remove Quark blobs\n\nQuark was removed from the coreboot repo several months ago. The\nsubmodule pointer for the 4.20 branch will still contain these blobs,\nso they can be removed from ToT.\n\nSigned-off-by: Martin Roth \nChange-Id: Id13ce993f6d0e397ad0b8f84de7773129f2de2f0","shortMessageHtmlLink":"soc/intel: Remove Quark blobs"}},{"before":"542c27d48714ad4174f5b3ea47659f0fca3cdaf2","after":"1f31acc3d848ca52a1aca3bd1d87618fb9465d37","ref":"refs/heads/main","pushedAt":"2023-08-21T10:03:24.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"soc/mediatek/mt8188: Update DRAM blob to 0.1.2\n\nThis patch includes following changes:\n- Simplify the timer driver by using ARM ARCH timer.\n- Bump FIRMWARE_BUILD_VER to 2\n\nBUG=b:229800119\nTEST=check cbmem timestamp; pass FAFT test.\n\nSigned-off-by: Yidi Lin \nChange-Id: I1dde73b753d6db36f569522352cc728be840a836","shortMessageHtmlLink":"soc/mediatek/mt8188: Update DRAM blob to 0.1.2"}},{"before":"a8db7dfe823def043368857b8fbfbba86f2e9e47","after":"542c27d48714ad4174f5b3ea47659f0fca3cdaf2","ref":"refs/heads/main","pushedAt":"2023-08-16T10:03:27.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"mb/starlabs/starbook: Consolidate version history\n\nFrom mid-2022, EC updates were bundled into coreboot using the\nITE mirror protocol, leading to individual binaries being added\nsolely to the blobs repo.\n\nThis made separate version histories redundant. To simplify\ntracking, the old history has been removed, centralizing\nall changes in the blobs repository.\n\nSigned-off-by: Sean Rhodes \nChange-Id: Icdac82a0dfd90559a9a7d9808b3fb57a164d121f","shortMessageHtmlLink":"mb/starlabs/starbook: Consolidate version history"}},{"before":"797e7fc6d73d4eaf71f44091b92f6d563b2ddf79","after":"a8db7dfe823def043368857b8fbfbba86f2e9e47","ref":"refs/heads/main","pushedAt":"2023-07-25T16:03:26.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"mb/google: amd projects: Add signed verstage files\n\nAdd signed verstage files previously held within the chromium repo to align with our upstream first philosophy.\n\nBUG=None\nTEST=builds\n\nChange-Id: I3ce54d2bbd84a9b0b0ed070fde86d91cd0c8c6a9\nSigned-off-by: Jon Murphy ","shortMessageHtmlLink":"mb/google: amd projects: Add signed verstage files"}},{"before":"475dce449451c2a10bd8b7b056f12e6b56ef5fdc","after":"797e7fc6d73d4eaf71f44091b92f6d563b2ddf79","ref":"refs/heads/main","pushedAt":"2023-06-10T04:03:21.227Z","pushType":"push","commitsCount":7,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"00730F01/binaryPI: fix firmware table lookup\n\nThe bug was discussed in CB:31074, referred to as \"off-by-one\" error.\nAGESA looks for ROM signature of the firmware table at 5 offsets\ninstead of all 6 possible offsets. As a result placing the AMD firmware\nwith amdfwtool at offset FFFA0000 will lead to the incorrect xHCI\ncontroller initialization by not loading the xHCI firmware from the\nfirmware table.\n\nIncrease the loop iterations to 6 in order to allow offset FFFA0000 to\nbe checked for ROM signature presence. The goal is to save even more\nspace in the SPI flash by putting the AMD firmware at the highest possible\naddress. The bug was present in both AGESA 1.0.0.A and 1.0.0.4 used by\nPC Engines apu2 platforms.\n\nTEST=Set the AMD FW offset to FFFA0000, build apu2 firmware and check\nwhether xHCI controller appears in lspci on Linux and USB 3.0 devices get\nenumerated properly.\n\nSigned-off-by: Michał Żygowski \nChange-Id: I7d81998b34c24d8294c81631224d92133bb67f24","shortMessageHtmlLink":"00730F01/binaryPI: fix firmware table lookup"}},{"before":null,"after":"475dce449451c2a10bd8b7b056f12e6b56ef5fdc","ref":"refs/heads/main","pushedAt":"2023-06-09T08:03:23.120Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"mb/google/utils: Add script to prepare PSP verstage for signing\n\nThis script helps to prepare the PSP verstage for signing as per\nguidelines from AMD BIOS Signing Key Pair and Certification Process\ndocument.\n\nBUG=None\nTEST=Build Skyrim BIOS image and ensure that the prepared verstage\nbinary built as part of coreboot is ready for signing.\n\nChange-Id: I1d0997364ff4f89feed26ed1611108258845f0e9\nSigned-off-by: Karthikeyan Ramasubramanian \nCo-authored-by: Kangheui Won \nCo-authored-by: Martin Roth ","shortMessageHtmlLink":"mb/google/utils: Add script to prepare PSP verstage for signing"}},{"before":"9df5910d68081d7bd31385c99420352622ef168f","after":"475dce449451c2a10bd8b7b056f12e6b56ef5fdc","ref":"refs/heads/master","pushedAt":"2023-05-31T16:03:22.964Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"mb/google/utils: Add script to prepare PSP verstage for signing\n\nThis script helps to prepare the PSP verstage for signing as per\nguidelines from AMD BIOS Signing Key Pair and Certification Process\ndocument.\n\nBUG=None\nTEST=Build Skyrim BIOS image and ensure that the prepared verstage\nbinary built as part of coreboot is ready for signing.\n\nChange-Id: I1d0997364ff4f89feed26ed1611108258845f0e9\nSigned-off-by: Karthikeyan Ramasubramanian \nCo-authored-by: Kangheui Won \nCo-authored-by: Martin Roth ","shortMessageHtmlLink":"mb/google/utils: Add script to prepare PSP verstage for signing"}},{"before":"65c8e9a26b25324b2f2239a25f82b5aef8b30029","after":"9df5910d68081d7bd31385c99420352622ef168f","ref":"refs/heads/master","pushedAt":"2023-05-10T16:03:21.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"coreboot-org-bot","name":"coreboot.org bot","path":"/coreboot-org-bot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/46246920?s=80&v=4"},"commit":{"message":"mb/starlabs/starbook/adl: Update EC binary to 1.13\n\n1.13\n\tIncrease the charging speed to 1C when temperatures allow\n\tReduce the amount of variables polled via the SMBus\n\tFixed an issue when batteries would not exit shipping mode\n\n1.12\n\tRevert the charging rate to 0.5C\n\tStore the state of charging at 0xa0\n\n1.11\n\tAdjust the threshold for Hybrid Power to 1536MA\n\tAdjust the threshold for Hybrid Power to be disable to 5 percent RSOC\n\n1.10\n\tDisable Hybrid Power when the RSOC is less than 20 percent\n\tOnly enable LEARN once when RSOC is greater than 50 percent\n\tDont query unused registers on the BQ24780S\n\n1.07\n\tDisable PD requests when a normal USB-C device is connected\n\tAccount for having two chargers connected\n\tOptimise the charging calculations\n\n1.06\n\tStrip PD responses to only include valid bits\n\n1.05\n\tFix the charging voltage to 13.2V\n\tOnly call Anx when USB-C PD chargers are connected\n\tDisable Hybrid-Power when charging current is less that 1536\n\n1.04\n\tStore power related variables in the EC RAM and mirror them to EC memory\n\tto avoid memory overflow to mitigate some strange behaviours when the EC\n\tmemory overflows\n\n1.03\n\tImproved the reliability of DC Jack charging by modifying it to 800MHz, 3A\n\tAvoided charging stalling by continuously polling the SMBus after overcharge\n\tprotection is active\n\tExposed the behavior of overcharge protection to APCI\n\tSet the charge LED to purple when overcharge protection is active\n\tModified fan curve\n\tEnsured the trackpad is in the desired state by polling its state every 10ms\n\tSet the brightness of the keyboard backlight to the maximum\n\tStreamlined the system by removing unused SMM events\n\nSigned-off-by: Sean Rhodes \nChange-Id: I3b08cb8b2b4e9e9836cd7e8c545fc83b2e0e3f99","shortMessageHtmlLink":"mb/starlabs/starbook/adl: Update EC binary to 1.13"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEDV2IKwA","startCursor":null,"endCursor":null}},"title":"Activity · coreboot/blobs"}