# **Optimizing Single Core Matrix Multiply**

## Group 2 September 18, 2015

### 1 INTRO

Matrix multiplication is a ubiquitous operation in science and engineering, and thus the efficient and fast computation of matrix products is essential. This report serves as an initial report into tuning the performance of matrix multiplication on a single core.

#### 1.1 MATRIX MULTIPLICATION

Throughout this report, we will consider the problem of computing C = AB, where C, A, B are  $M \times M$  square matrices.

Listing 1: Naive Square Matrix Multiply

#### 1.2 TESTING SPECS

#### 2 OPTIMIZATION STRATEGIES

At this time, two different optimization strategies have been implemented and tested: reorganizing the loops to restructure the order of computation, and partitioning matrix into sub-blocks, in order to promote cache reuse.

#### 2.1 LOOP ORDERING

Notice that in the naive matrix multiply implementation, the innermost loop is where all the work is done. Thus, the order of the loops does not matter. Noting this, we can choose the loop order that best regularizes memory access. Ideally, we would like to access the arrays with stride 1, and this motivates the idea that the 'i' variable in the above naive code should be looped over in the innermost loop, as then we are accessing C and A with stride one. This results in the following code:

Listing 2: Improved Loop Order Square Matrix Multiply

This optimization is supported empirically, as all possible loop orders were tested (see Figure 2.1).

This basic optimization brings the naive matrix multiple up to the speed of the provided Fortran code (see Figure 2.2).

## 2.2 BLOCK AND COPY OPTIMIZATION

In order to encourage cache reuse, and thus reducing the overhead of loading data from main memory when performing the floating point operations, it may make sense to partition the matrices into sub-matrices. All possible sub-matrix pairs from A and B can then be multiplied together independently, and the resulting sub-matrix added to the appropriate memory locations for C. The scheme can be applied recursively to partition into sub-sub-matrices and so on.

Our current implementation is to divide the matrices *A*, *B*, *C* into square sub-matrices of fixed size. We then copy the values from these sub-matrices into temporary working arrays of




Figure 2.1: Results for all possible loop orders




Figure 2.2: Loop order optimization comparison




Figure 2.3: Block Size 96 comparison

aligned memory. These sub-matrices are then further divided into sub-sub-matrices of size  $8 \times 8$ . These  $8 \times 8$  matrices are then multiplied together with an optimized loop that can take advantage of vectorization.

Tuning this implementation is still ongoing. Currently a good sub-matrix size seems to be  $96 \times 96$ , but this barely outperforms the naive unblocked method with optimized loop order (see Figure 2.3)

## 3 FUTURE WORK

To further tune our matrix multiplication routine, we will continue to work on the blocking strategy so that we can hopefully significantly outperform an unblocked routine. Exploring compiler optimization options will also hopefully lead to speedups.