




You can connect the RTS output ("I am ready to receive") to the CTS input ("You are clear to send" input) of your receiver IC and use RTS/CTS flow control. Only CH340G ICs seem to work.



$\overline{\text{TCD}} = \text{BUSY}$ goes LOW with the falling edge of CPD. Nominally, this coincides with the rising edge of the first stop bit.

To ensure proper operation over $\pm 4\%$ UART clock rate, the microcode pulls TC with a time delay after $\text{BUSY}=0$ is detected. Otherwise, the S-R latch would be reset too early and could be triggered prematurely by the rising edge of the first stop bit.




DESCRIPTION OF THE DATA ACQUISITION CYCLE:

- 1) Prior to receiving a datum: $Q = \text{LOW}$ is resetting the timer and loading "9" into the bit counter. This also implies $\overline{\text{TCD}} = \text{BUSY} = \text{HIGH}$.
- 2) An incoming datum, starting with a falling edge at RX, sets $Q = \text{HIGH}$, ending the reset of the timer and the loading of the bit counter. As long as $\overline{\text{TCD}} = \text{BUSY}$ remains HIGH, counting is enabled. 9 bits then enter the shift register, shifting out the uninteresting start bit but keeping the 8 data bits.
- 3) Upon hitting "0" (reading of last data bit) the bit counter's $\overline{\text{TCD}} = \text{BUSY}$ goes LOW with the falling edge of CPD, which is also stopping the timer via CET. Thus, the datum remains in the shift register and subsequently arriving data have no effect.
- 4) BUSY is sampled by the flags register and fed into the control logic. If $\text{BUSY} = \text{LOW}$, the microcode of the INP instruction activates T0 and TC in $\dots \text{BI}|\text{FI}, \text{T0}|\text{AI}, 0, 0, 0, 0, \text{TC}, \text{EO}|\text{ES}|\text{EC}|\text{FI}, \text{IC}$. TC is placed such that it happens after $\text{RX} = \text{HIGH}$ (stop bit).
- 5) The received datum is automatically compared to 0xff. $Z=1$ indicates that no datum other than 0xff is present.
- 6) Polling then looks like this:

```
loop:  INP BEQ loop      ; loop back if 0xff was read
      ; ...
      JPA loop          ; wait for next datum
```

The order of the bits is intentionally reversed.



Author: Carsten Herting (slu4)
License: CC BY-NC-SA 3.0
creativecommons.org/licenses/by-nc-sa/3.0/deed.en

Sheet: /UART Receiver/
File: UART_RX.kicad_sch


Title: UART Receiver

Size: A4 Date: 2022-07-16

KiCad E.D.A. kicad (6.0.5)

Rev: 1.6

Id: 2/9



Author: Carsten Herting (slu4)
 License: CC BY-NC-SA 3.0
creativecommons.org/licenses/by-nc-sa/3.0/deed.en

Sheet: /UART Transmitter/
 File: UART_TX.kicad_sch







Title: UART Transmitter

Size: A4 Date: 2022-07-16

KiCad E.D.A. kicad (6.0.5)

Rev: 1.6

Id: 3/9



Author: Carsten Herting (slu4)
License: CC BY-NC-SA 3.0
creativecommons.org/licenses/by-nc-sa/3.0/deed.en

Sheet: /Control Logic/
File: IR.kicad_sch


Title: Control Logic


| | |
|----------|------------------|
| Size: A4 | Date: 2022-07-16 |
|----------|------------------|

| | |
|--------------|---------------|
| KiCad E.D.A. | kiCad (6.0.5) |
|--------------|---------------|

Rev: 1.6

Id: 4/9






Author: Carsten Herting (slu4)
 License: CC BY-NC-SA 3.0
creativecommons.org/licenses/by-nc-sa/3.0/deed.en


Sheet: /Register B/
 File: RegB.kicad_sch

Title: B Register

Size: A4 Date: 2022-07-16
 KiCad E.D.A. kicad (6.0.5)

Rev: 1.6
 Id: 7/9





Author: Carsten Herting (slu4)
License: CC BY-NC-SA 3.0
creativecommons.org/licenses/by-nc-sa/3.0/deed.en

Sheet: /PC/
File: PC.kicad_sch

Title: Program Counter

Size: A4 Date: 2022-07-16

KiCad E.D.A. kicad (6.0.5)

Rev: 1.6

Id: 9/9

