#### **ECEN 220 - Fall 2017**

<Lab 3: Structural Verilog> <Coryell>, <Jack> <Section 002>


# **Preliminary**

N/A


## Exercise #1

N/A

### Exercise #2



Exercise #3
add force a {0 0} {1 20} -repeat every 40
add force b {0 0} {1 10} -repeat every 20
add force c {0 0} {1 5} -repeat every 10




#### Exercise #4

```
set_property -dict { PACKAGE_PIN [15 IOSTANDARD LVCMOS33 } [get_ports { a }];
#IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { b }];
#IO L3N TO DQS EMCCLK 14 Sch=sw[1]
set_property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMOS33 } [get_ports { c }];
#IO L6N T0 D08 VREF 14 Sch=sw[2]
set property -dict { PACKAGE PIN H17 | IOSTANDARD LVCMOS33 } [get ports { o4
}]; #IO L18P T2 A24 15 Sch=led[0]
}]; #IO L24P T3 RS1 15 Sch=led[1]
set_property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get_ports { o2
}]; #IO L17N T2 A25 15 Sch=led[2]
set_property -dict { PACKAGE_PIN N14 | IOSTANDARD LVCMOS33 } [get_ports { o1
}]; #IO_L8P_T1_D11_14 Sch=led[3]
```

Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.

Some of the differences between my original schematic and the synthesis schematic include NOT gates immediately following the inputs, a centralized set of gates with 3 inputs each and one output each that directly leads into another NOT gate and then the respective outputs (screenshot included).



There are 2 Look-up tables and 7 Input / Output pins.

#### Exercise #5

FINAL VERILOG CODE:

not (w2, a); and (w3, b); or (o1, w1, w3);

```
or (w4, a, w5);

not (w5, c);

and (o2, w4, b, c);

not (w6, b);

and (w7, a, w6);

or (o3, c, w7);

nand (w8, a, b);

not (w9, c);

not (w10, b);

nand (w11, w9, w10);

nand (o4, w8, w11);
```

endmodule

## **Personal Exploration**

As part of my personal exploration, I created a truth table based on every possible outcome of switch combinations and LEDs.

<u>A</u>	В	С	LED0	LED1	LED2	LED3
0	0	0	1	0	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	0	1	0
1	0	1	0	1	0	1
1	1	0	1	0	1	0
1	1	1	1	1	1	1

How many hours did you work on the lab? About 4 and a half.

 $\frac{Please\ provide\ any\ suggestions\ for\ improving\ this\ lab\ in\ the\ future:}{N/A}.$