# Lab 3-RISC-V Processor

An Lihua 2022131001

Shanghaitech University, SIST anlh2022@shanghaitech.edu.cn

Abstract—The lab aims to design a RISC-V processor supporting MAC (Multiply Accumulate) operation. The lab introduces a high-custom processor with a scalar core and a vector core.

In this lab, I have completed both scalar core and vector core, and passed all the four tasks.

Index Terms-MAC, RISC-V, verilog

## I. INTRODUCTION

RISC-V is an open instruction set architecture (ISA) based on the principles of Reduced Instruction Set Computing (RISC), with V denoting the fifth generation of RISC (Reduced Instruction Set Computer), which represents the four previous generations of RISC processor prototype chips. Compared to most instruction sets, the RISC-V instruction set is free to be used for any purpose, allowing anyone to design, manufacture and market RISC-V chips and software.

RISC-V instruction set can be subdivided, including RV32I, RV32M, RV32F, RV32D, RV32A, RV32V etc. The instruction set RV32I is the fixed basic integer instruction set, which is also the core content of RISC-V. And the other instruction sets are different extended sets. RV32V is the set with vector extension. Moreover, you can add the custom instruction set following the instruction format. The first stable release of RISC-V vector extensions was released in September 2021.

The purpose of the designed RISC-V processor is to support the MAC operation. The expected operation is shown in Fig. 1. The dimensions of all matrices are 8 by 8 and each element of the matrices is 32-bits data. Matrix-A is the weight matrix. Matrix-B is the input matrix. Matrix-C is the bias matrix. Matrix-D is the output matrix.




Fig. 1. MAC operation.

The top structure of the processor is given in Fig. 2. For scalar or vector core, each consists of Decoder, Execute (ALU), Memory and Write Back parts. Instruction fetch is to choose which core to use.




Fig. 2. Top structure.

#### II. BACKGROUND

## A. Scalar Processor

The main structure of a scalar processor consists of ALU and regfile. The input data are stored in regfile until read into the ALU to execute operations. This structure is not parallel, it can only do one operation one time. The simplified scalar processor's data flow is shown in Fig. 3.




Fig. 3. Simplified scalar processor's data flow.

# B. Vector Processor

The structure of a vector processor fits well with the problem of parallel computation of large amounts of data. A vector processor has multiple ALUs that are capable of performing the same operation many times at the same time. The basic idea of the vector architecture is to collect data elements from memory, put them sequentially into a large

set of registers, then operate on them sequentially using a pipelined execution unit, and finally write the result back to memory. The key feature of vector architecture is a set of vector registers.

Fig. 4 shows a simplified vector processor's data flow. The scalar operand in scalar architecture is expanded to vector operand in vector architecture. And the relative REGFILE and ALU are expended with vector feature.




Fig. 4. Simplified vector processor's data flow.

#### C. Comparision

By comparing the software and hardware design implementations, several interesting points between the above two processor architecture are clearly noticeable.

For the software:

- The vector processor greatly reduces the bandwidth requirements for dynamic instructions, and the number of instructions in the vector version of the assembly is much smaller than the number of instructions in the scalar version of the assembly code. This is mainly due to the vector processor's ability to directly compute multiple sets of data in parallel, eliminating the need to use circular instructions.
- The pipeline blocking frequency is much lower in vector processors than in scalar processors.
- The vector processor takes less cycles to compute MAC with its parallel structure, since the scalar processor can only complete one operation in one cycle and takes longer cycles.

#### For the hardware:

- The basic concept of the hardware architechture is similar.
   On the other hand, the vector processor is based and expanded on the scalar processor.
- The vector processor uses more resources to realize its parallel computation.

#### III. TASK 1

For task 1, we need to complete several instructions, basically including RV32I and RV32M. I will introduce each module in detail.

## A. inst\_decode

First of all, is the *inst\_decode* module. It parses every scalar instructions and then decode them to control different functions.

We need to parse the different types of instructions using the table in Fig. 5 and the code of verilog is shown in Fig. 6.

31 30 25	24 21 20	19	15 14 12	2 11 8 7	6 0	
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[1	1:0]	rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12] imm[10:5]	rs2	rs1	funct3	imm[4:1] imm[11]	opcode	B-type
	imm[31:12]			rd	opcode	U-type
imm[20] imm[1	0:1]   imm[	[1] imr	n[19:12]	rd	opcode	J-type

Fig. 5. Instruction format.

Fig. 6. Instruction format in verilog.

Then we should initialize every instruction with the OP-CODE and FUNCTx defined before. After that, we begin to decode.

To control ALU, we need to assign proper instruction to *alu\_opcode*, as well as the *rs1* and *rs2* signals. It is easy to find the relationship after understanding the meaning of each instruction.

Some instruction use immediate numbers, we need to assign them with expanded of *imm\_x* signals we have parsed in Fig. 6. Similarly, we also need to assign the two branching signals properly.

Then signal *operand\_rs1* and *operand\_rs2* will be passed into ALU as inputs. *mem\_x* and *wb\_x* are connected with *mem* module and *write\_back* module respectively, which will be introduced later.

## B. execute

This module is actually the ALU part, which will decide different operations to execute. It is worth to notice that the output is depended on <code>jump\_en</code>, if <code>jump\_en</code> is pulled up, the output should be <code>current\_pc + 4</code>, otherwise is the output address itself. We also need to pass the branching signals in this module, which is connected with <code>inst\_fetch</code> module.

#### C. mem

This part is used to connect the output from ALU with RAM, it is really simple to realize. The only point we need to notice is that we pull up the write mask to disable it.

## D. write\_back

This module is to decide which data to write back to regfile. The critical enable signals have been specified in *inst\_decode* module.

## E. inst\_fetch

This module focus on the instruction of branching and jumping. It decides which number the current PC address needs to plus, 4 with branching (jumping) instruction and 1 with others.

## F. regfile

This module is a simple register to store the temporary data.

## G. Result

Fig. 7 shows the result from the terminal, which has passed all the testcases.



Fig. 7. Task1 Pass.

#### IV. TASK 2

Fig. 8 shows the assemble code of Task 2. It is translated from C code and I do not use the transposed matrix format.

For line 5-13 is to setup the memory address. Then we use three loops to compute the whole MAC operation. Take the example of computing the first output D[0][0], line 27-34 is the third loop, complete the basic MAC operation for the first output, which means multiply all the 8 numbers in the first row of A and the first column of B, and accumulat them in reg[x20]. The second loop is from line 19-45, in this loop we load the data C and add it with reg[x20] to get the first output D[0][0]. After that, save the result to memory and update the addresses. The first loop is the largest loop, from line 16-50, which controls the addresses.

The printed information of MAC using assemble code is shown in Fig. 9, and the results are correct.

## V. TASK 3

Task 3 is very similar to Task 1, so I will only describe the different parts.

```
task2
      lui
                        2148532224
                                          x1 = 0x80100000
      lui
                        2150629376
                                       x3 = 0x803000000
                        2154823680
      addi
      addi
                                          addr C = C baseaddr
                                        ; addr_D = D_baseaddr
      addi
      addi
                                       ; first loop
               x14,
                        zero,
      addi
               x15,
                                       ; second loop
      addi
               x16,
                                       ; third loop
                                        ; addr_B = reg[x10]
      addi
                                         clear reg[20]
25
26
27
28
29
30
31
32
      loop3
                                        ; load data_A
     lw
mul
               x18.
                        0(x22)
                                          load data_B
               x19,
                                       ; reg[x19] = data_A * data_B
               x20,
                                 x19
                                          accumulation result
      addi
                                          addr A = addr A + 4
     addi
blt
                                 loon3 : thrid loop end
                        x13 ,
               x16.
                                          load data_C
      add
                                 ×20
                                          save x20 into mem[x12]
               x20,
                        0(x12)
               x20,
      addi
                        x11,
      addi
                                          addr D = addr_D + 4
               x12.
               x15,
      addi
      addi
               x10.
                                          reg[x10] = reg[x10] + 4
                                       ; second loop end
      addi
                                       ; reg[x10] = reg[x10] - 32
      addi
               x10,
      addi
               x14,
                        x14,
      blt
               x14.
                                 loop1 : first loop end
```

Fig. 8. Assemble code of Task 2.

Fig. 9. Task2 Pass.

## A. v\_inst\_decode

Simiarly, we use the instruction format shown in Fig. 10 to parse the instruction. And the other signals' realize in this module is similar to the Scalar one, which only needs simple modification to realize. Need to notice that *operand\_vs1* has three different cases for classified.




Fig. 10. Instruction format.

#### B. v\_execute

This module is quite simple since it only has two operations need to complete. However, as the data in Vector processor is 256 bits (combined eight 32 bits data together), it needs a short loop to assign the correct results.

#### C. others

For the other modules, they are exactly the same as the Scalar one, so I will not talk about it again.

#### D. Result

Fig. 11 shows the result from the terminal, which has passed all the testcases.

Fig. 11. Task3 Pass.

## VI. TASK 4

The algorithm is similar with task2, we load the address of every matrix first, and then use several loops to complete the MAC operation. Also, take the computing process of D[0][0] for example.

The critical loop is loop 3 from line 30-36, since we have used the vector operation in loop 2 to compute the A[0][0:7] \* B[0:7][0] and have stored the results in a temporary address reg[x14], in loop 3 we need to splite the results and accumulate all of them, and then save the new result into origin address of matrix D. Here for the convience of address controlling, we

use the transposed format for matrix B, and the other matrix are in common format. So far, we have used loop 1, 2 and 3 to complete A\*B, next step is to finish VADD operation to get the final results.

We need to setup a new loop 4, since we have all the results of A\*B in matrix D, we only need to fetch the data in D and C row by row, and simply use VADD operation to get the results of A\*B+C. Finally, we save the final results in address of matrix D.

It is obvious that the vector operation is more efficient compared to the scalar process, since it is parallel to compute 8 numbers at one time.

```
🦸 lab3 > asm > 🗋 task4.asm
                       2148532224
      lui
                                             x1 = 0x80100000
              x1,
                                             x3 = 0x80400000
      lui
              x4,
                       2152726528
                                             x5 = 0x80500000
      lui
      lui
      add:
               x9
                                             ; addr_A = A_baseaddr
               x10,
                       x4,
               x11,
                       x5,
                                             ; addr_C = C_baseaddr
      addi
               x12.
                                               addr_D = D_baseaddr
                                             ; loop = 8
      addi
               x13.
      addi
              x14,
                       x12,
                                256
                                             ; loop4
      addi
              x21.
      addi
               x16,
                                             ; loop1
      loop1
      addi
                                             ; loop2
                       zero,
                                             ; addr_B = reg[x10]
              x18,
                       x10.
      100p2
      vle32.v vx3,
                                             ; vx3 = mem[addr A]
      vle32.v vx2,
                        x14,
                                             ; mem[addr_D_ext] = vx4
      addi
                       zero,
                                             ; loop3
      loop3:
      1w
               x19.
                       0(x14)
                                             ; load data D ext
      add
              x20,
                       x20,
                                x19
                                             ; accumulation result
              x14,
                       x14,
                                             ; addr D ext = addr D ext + 4
      addi
              x15.
                       x15.
                                             ; loop3 end
      blt
                       x13,
                                loop3
              x15,
                                             ; save x20 into mem[x12]
               x20.
                       0(x12)
      SW
      addi
                                             ; clear reg[20]
      addi
      addi
               x17,
                                             ; loop2 end
      addi
      addi
                                loop1
                                             ; loop1 end
                                             ; reset reg[x12]
      addi
                       x7,
      loop4:
      vle32.v vx5
                                             ; vx5 = mem[addr D]
      vle32.v vx6.
                                             ; vx6 = mem[addr C]
                       x11,
                                             ; vx6 = vx6 + vx5
      vadd.vv vx6.
                       vx6,
                                               mem[addr_D] = vx6
      addi
      addi
```

Fig. 12. Assemble code of Task 4.

The printed information in the terminal of MAC using assemble code in Vector Processor is shown in Fig. 9, and the results are correct.

Golden R	esult:						
-63935	-84366	30926	-42339	-34390	3509	55463	2733
-21942	-3491	13965	-7626	12640	22186	57643	-39221
-17180	-39379	19185	-28598	-35065	43579	84518	63297
39148	-24902	-14952	-32971	-72799	102224	64847	56401
15063	20660	-13746	-125531	-60855	66034	200729	-43455
- 19399	73123	-22164	66559	55131	-38123	-52296	-51609
31451	63004	-41681	-15582	-15159	9469	58597	-3387
-7874	3835	50515	-36823	14878		90537	-1329
e Dumped R	esult: 						
-21942				12640		57643	
		-14952				64847	56401
							-51609
31451	63004	-41681	-15582	-15159	9469	58597	-3387

Fig. 13. Task4 Pass.

## VII. CONCLUSION

In this lab, I have completed both scalar processor core and vector processor core, and successfully completed MAC operation using assembly code in both the two processor cores, also passed all the four tasks. By completing the Verilog codes and designing the corresponding assembly codes, I have a deeper understanding of computer architecture and the RISC-V instructions.

## REFERENCES

[1] Siting, Liu. EE219: ICS, 2022-Fall