Paging

Paging: Introduction

segmentation: chop things up into variable sized pieces. paging: chop up space into fixed-sized pieces.

These fixed sized pieces are colled page. Correspondyn; we view physical nevery as an array of fixed size page fromes.

Paging is much more flexible and simple.


no heap, stock, code info.

naintain.

To record where each virtual page of the address space is placed in physical memory, OS keeps PER-PROCESS abto structure known as page table.

Virtual page 0 -> Physical Frame 3 UP 1 -> PF 7

Virtual Roge Hunser stiset



\$ 32 bit address, 4 KB pages

$$\frac{2^{32}}{2^{12}} = 2^{20} \text{ pages}$$

$$page entry for each page is needed.$$
Assure that 4 byte

 $2^{20} * 2^2 = 2^{22}$ 4 MB for each
process.


page table data structure.

Valid bit is used to indicate whether the tronslation is valid.

Protection bits -> read, write, execute?

Present bit indicates if this page is in memory or or disk

Duty bit indicates page has been modified.



one to the page table to find the physical frame, one to the instruction itself.

two memory job.

Paging prevents external fragmentation.

Paging: Faster Translation (TLB)

TLB is port of the Menory-Monggenent-Unit (MMU) Hordwore cache for translations.

UPN -> TIB Hit -> PFN
UPN -> TIB Miss -> Memory -> Upobte TIB -> PFN

spotial locality: accessing ACi+I) after ACi] temporal locality: accessing i from two different thread. If it is recently accessed, it will be re-accessed

CISC: hordwere hordles TLB Miss.

RISC: software Managed TLB.

THE MICS -> raise on exception -> Lernel

*Hexible U

* ease for hordware. hondle THB MISS

fully associative: any given translations can be onywhere in TLB.

UPN | PFN | other TLB entry.

UPN	PFN	valid	prot ASID
10	100	1	[rwx 1
		0	- Juhan context
10	170	/	Switch occurs when context switch occurs
_		0	
	(

a) Alush all info.

bladd new identifier colled address space identifier.

Least-recently-used con be chosen as replacement policy

Global-bit is used for pages that are albbolly shored among processes in TLB. Thus if the global bit is set ASID is ignored

In case of emergency.

of pages > # of pages -> too mony pragrom accesses > fit into Tes Tes miss.


Paging: Smaller Tables:

Bigger pages?

Not a solution.

* it may cause internal fragmentation * it does not improve that much.

Hybrid approach?




01 · code

10 : hear

for ex. if the code segment is using its first three pages, the code segment page table will only have three entries allocated to it and bound register will be set to 3,

* Flexibility dies, * Complexity cises. Multi-level Page Tables:

first, chop up the page-table into page-sized units; then, if on entire page of page table entries is involid, do not allocate that page of the page table at all.



* time space trade off * couplexity

Address space site: 16 KB Page site : 64 byte

$$\frac{2^{14}}{2^6} = 2^8$$
 pages

UPN serset

256 entres -> 16 * 16 pages

page directory page # offset.

Inverted page tables

Instead of howing many page tables, we keep a single page table that has entry for each physical address of the system.

Anding the correct entry is now a notter of searching through.

Last modified: Sep 30, 2019