


High Performance $Co_{ding}^{mputing}$ (HPC)

FLYNN'S TAXONOMY



SINGLE INSTRUCTION MULTIPLE DATA

What SIMD really means:

- ► Instruction Set Extension.
- ► Each producer has its incompatible set(s) (luckily there are similarities).
- ▶ Good speed-up, low hardware complexity, but its use is problem dependent.
- ► Special data types with high parallelism, special instrunctions to process chunks of smaller data in parallel:
 - ► 64 bit MMX
 - ▶ 128 bit SSE2-3-4
 - ► 256 bit AVX-AVX2
 - ▶ 512 bit AVX-512

How SIMD instructions work




Figure 10-5. Packed Single-Precision Floating-Point Operation

more here.

Data formats in SSE2

128 bit integer

Two 64 bit integers:

64 bit integer 64 bit integer

Four 32 bit integers:

32 bit int. 32 bit int. 32 bit int. 32 bit int.

Eigth 16 bit integers:

16 b. 16 b. 16 b. 16 b. 16 b. 16 b. 16 b.

Sixteen 8 bit integers:

__m128i (8 bit - 128 bit)

Data formats in SSE2

Two 64 bit floating point numbers:

64 bit floating point 64 bit floating point double: __m128d (SSE2)

Four 32 bit floating point numbers:

32 bit fl.p. 32 bit fl.p. 32 bit fl.p. 32 bit fl.p. float: _m128 (SSE)

INSTRUCTIONS

- ► Memory access (explicit and implicit)
- ► Basic arithmetic (+, -, *)
- ightharpoonup Expensive arithmetic (1/x, sqrt(x), min, max, /, 1/sqrt)
- ► Logic (and, or, xor, nand)
- **▶** Comparison (+, <, >, ...)
- Data reorder (shuffling)

There are several options:

1. Direct or inline Assembly.

- 1. Direct or inline Assembly.
- 2. Compiler provided intrinsic functions.

- 1. Direct or inline Assembly.
- 2. Compiler provided intrinsic functions.
- 3. Some compilers give you #pragmas (#pragma omp simd for instance)

- 1. Direct or inline Assembly.
- 2. Compiler provided intrinsic functions.
- 3. Some compilers give you #pragmas (#pragma omp simd for instance)
- 4. Compiler autovectorization (-ftree-vectorize -msse2 -ftree-vectorizer-verbose=5).

- 1. Direct or inline Assembly.
- 2. Compiler provided intrinsic functions.
- 3. Some compilers give you #pragmas (#pragma omp simd for instance)
- 4. Compiler autovectorization (-ftree-vectorize -msse2 -ftree-vectorizer-verbose=5).
- 5. Use of a library: usually the best option if it exists; there are many non-trivial optimizations and cosiderations in a specific domain.

Vectorize this function:

```
void loop(float c[], float a[], float b[], int n) {
  int i;

for (i=0;i<n;i++)
    c[i] = a[i] + b[i];
}</pre>
```

An option: #include <xmmintrin.h> void vloop(float c[], float a[], float b[], int n) int i, nb; __m128 v1, v2; nb = n - (n % 4);**for** (i=0; i<n; i+=4) { $v1 = _mm_load_ps(&a[i]);$ v2 = mm load ps(&b[i]); $v2 = _mm_add_ps(v1, v2);$ mm store ps(&c[i],v2); for (i=nb;i<n;i++)</pre>

See it in action here

c[i] = a[i] + b[i]:

Vectorize this function:

```
void loop(float c[], float a[], int n) {
  int i;

for (i=0;i<n;i++)
  c[i] = a[i] + i;
}</pre>
```

An option:


```
#include <xmmintrin.h>
void vloop(float c[], float a[], int n)
     int i, nb;
     m128 v1;
     nb = n - (n % 4);
     for (i=0; i<n; i+=4) {
       v1 = mm load ps(a+i);
       index = mm set ps(i+3, i+2, i+1, i);
       v1 = mm \text{ add ps}(v1, index);
       mm store ps(x+i, v1);
     for (i=nb;i<n;i++)</pre>
      c[i] = a[i] + i:
```

```
An second option: See them in action here
#include <xmmintrin.h>
void vloop(float c[], float a[], int n)
     int i, nb;
     m128 v1, ind, incr;
     ind = _{mm\_set\_ps(3, 2, 1, 0)};
     incr = mm set1 ps(4);
     nb = n - (n % 4):
     for (i=0; i<n; i+=4) {
       v1 = mm load ps(a+i);
       v1 = mm \text{ add ps}(v1, ind);
       ind = mm add ps(ind, incr);
       _{mm\_store\_ps(x+i, v1)};
     for (i=nb;i<n;i++)
      c[i] = a[i] + i;
```



How can we implement conditionals using SIMD instructions?

Developer UPDATE Magazine



WHAT ABOUT CONDITIONALS?

If still in doubt, read this and this. The second one is more ARM oriented, but the idea is the same.

Sorting is also possible [1, 2], fast, and very instructive.

SIMD are heavily used in Image Processing and Linear algebra. More recently, in ML as well.

GCC

Gcc has some useful flags

```
-msse, -msse2, -msse3, -march=native,
-mfpmath=sse, -mftree-vectorize
```

Always check the produced assembler to check if the vectorization was fine.

- ► Alisang is a major problem (restrict may help); Compilers can add runtime checks.
- ► -fstrict-aliasing.
- study and help the compiler.
- ► Mermory alignement can be tricky as well.
- **►** __attribute__((aligned(8)));

VECTORIZATION

Disabled by default, regardless of optimization level (but -Ofast).

bash

```
[al@lap \sim]# gcc ftree-vectorize -02
```

SSE by default, for AVX

bash

```
[al@lap \sim]# gcc -mavx -march=corei7-avx
```

VECTORIZATION

for a vectorization report


bash

[al@lap \sim]# gcc -ftree-vectorizer-verbose

RESOURCES & REFERENCES

- ► MS compiler.
- ethz SIMD class.
- ► Intrinsic form Intel.
- ► Tutorial sse.
- ► Intro Neon.
- ▶ ethz on ARM NEON optimizations.
- ► SSE explained graphically.

TUTORIALS



QUESTIONS

