HIGH PERFORMANCE Computing (HPC)

ALBERTO DASSATTI - 2020



An instruction set, or instruction set architecture (ISA), is the part of the computer architecture related to programming, including the native data types, instructions, **registers**, addressing modes, memory architecture, interrupt and **exception handling**, and external I/O.

Instruction set - Wikipedia, the free encyclopedia https://en.wikipedia.org/wiki/Instruction_set

ISA

All information needed by the prgrammer for programming an architecture


Microarchitecture

The real hardware, CPU, memory and so on, giving (an) implementation(s) of an ISA

In computer engineering, **microarchitecture** (sometime abbreviated to µarch or uarch) is a description of the electrical circuitry of a computer, central processing unit, or digital signal processor that is sufficient for completely describing the operation of the hardware.

Microarchitecture - Simple English Wikipedia, the free ... https://simple.wikipedia.org/wiki/Microarchitecture

DLX



Complex instruction set computing (CISC /'stsk/) is a processor design, where single instructions can execute several low-level operations (such as a load from memory, an arithmetic operation, and a memory store) or are capable of multi-step operations or addressing modes within single instructions.

Complex instruction set computing - Wikipedia https://en.wikipedia.org/wiki/Complex_Instruction_set_computing

CISC

PDP-11, VAX, Motorola 68k, and your desktop PCs on intel's x86 architecture.

RISC

RISC families include DEC Alpha, AMD Am29000, ARC, ARM, Atmel AVR, Blackfin, Intel i860 and i960, MIPS, Motorola 88000, PA-RISC, Power (including PowerPC), RISC-V, etc...

Reduced instruction set computing, or RISC (pronounced 'risk', Litski), is a CPU design strategy based on the insight that a simplified instruction set provides higher performance when combined with a microprocessor architecture capable of executing those instructions usind fewer microprocessor cycles per instruction



Reduced instruction set computing - Wikipedia https://en.wikipedia.org/wiki/Reduced instruction set computing

1. Why RISC has been so succesful?

- 1. Why RISC has been so succesful?
- 2. What kind of ISA is X86?

- 1. Why RISC has been so succesful?
- 2. What kind of ISA is X86?
- 3. Why Intel was so succesful?

- 1. Why RISC has been so succesful?
- 2. What kind of ISA is X86?
- 3. Why Intel was so succesful?
- 4. How a CISC ISA is implemented today?

SOME MORE RECENT EXAMPLES

Let's have a look at some modern microarchitectures: Intel Nehalem Wikipedia, and more or AMD Bulldozer and more

1. 6 Ops: 3 mem (load, store data and store address) + 3 ALU

1. 6 Ops: 3 mem (load, store data and store address) + 3 ALU


2. Out of Order dynamically scheduled


- 1. 6 Ops: 3 mem (load, store data and store address) + 3 ALU
- 2. Out of Order dynamically scheduled
- 3. Speculation: branch, pre-fetch (data-flow model)

- 1. 6 Ops: 3 mem (load, store data and store address) + 3 ALU
- 2. Out of Order dynamically scheduled
- 3. Speculation: branch, pre-fetch (data-flow model)
- 4. 20 24 stage pipeline

- 1. 6 Ops: 3 mem (load, store data and store address) + 3 ALU
- 2. Out of Order dynamically scheduled
- 3. Speculation: branch, pre-fetch (data-flow model)
- 4. 20 24 stage pipeline
- 5. $128\mu Ops$

- 1. 6 Ops: 3 mem (load, store data and store address) + 3 ALU
- 2. Out of Order dynamically scheduled
- 3. Speculation: branch, pre-fetch (data-flow model)
- 4. 20 24 stage pipeline
- 5. $128\mu Ops$
- 6. Very High and variable ILP







1. Why large μOps buffer is important?

- 1. Why large μOps buffer is important?
- 2. Why caches are so important in this architectures?

- 1. Why large μOps buffer is important?
- 2. Why caches are so important in this architectures?
- 3. HiperThread technology is a compromise: when it makes sense?



▲ Simplified Computer Memory Hierarchy Illustration: Ryan J. Leng



CACHE MEMORY

If you need a gentle basic introduction to cache memories see this article

Cache Miss

- ► Coldness: first time the data is not there → Prefetching
- ► Capacity: too much data accessed → organize data and code differently
- ► Conflict: Multiple data mapped to the same location
- ► Sharing:
 - ► True: Thread in another processor wanted the data, it got moved to the other cache
 - ► False: data in the same cache line used by another core

1atency.txt

```
Latency Comparison Numbers
                                                   0.5 ns
     11 cache reference
     Branch mispredict
     L2 cache reference
                                                                                14x L1 cache
                                                       ns
     Mutex lock/unlock
                                                  25
     Main memory reference
                                                 100
                                                                                20x L2 cache, 200x L1 cache
     Compress 1K bytes with Zippy
                                               3,000
                                                                  3 115
     Send 1K bytes over 1 Gbps network
                                              10,000
                                                                10 us
10
     Read 4K randomly from SSD*
                                             150,000
                                                       ns
                                                               150 us
                                                                                ~1GB/sec SSD
     Read 1 MB sequentially from memory
                                             250,000
                                                               250 us
     Round trip within same datacenter
                                             500,000
                                                       ns
                                                               500 us
     Read 1 MB sequentially from SSD*
                                           1,000,000
                                                             1,000 us
                                                                          1 ms ~1GB/sec SSD, 4X memory
     Disk seek
                                          10,000,000
                                                            10.000 us
                                                                        10 ms 20x datacenter roundtrip
1/1
     Read 1 MB sequentially from disk
                                          20,000,000
                                                            20,000 us
                                                                        20 ms 80x memory, 20X SSD
     Send packet CA->Netherlands->CA
                                         150,000,000
                                                           150,000 us 150 ms
16
17
18
     Notes
     1 \text{ ns} = 10^{\circ}-9 \text{ seconds}
     1 us = 10^-6 seconds = 1,000 ns
     1 ms = 10^-3 seconds = 1,000 us = 1,000,000 ns
24
     Credit
     By Jeff Dean:
                                 http://research.google.com/people/jeff/
     Originally by Peter Norvig: http://norvig.com/21-days.html#answers
28
```

1. When latency is critical?

- 1. When latency is critical?
- 2. When throughput is more relevant?

- 1. When latency is critical?
- 2. When throughput is more relevant?
- 3. What is the guiding principle to write performant code on these architectures?

- 1. When latency is critical?
- 2. When throughput is more relevant?
- 3. What is the guiding principle to write performant code on these architectures?
- 4. Where are caches introduced with respect of MMU? Why?

EXTRA

If you are interested in the effects of branch predictors (and you should) have a look here. Cache effects are very complicated to study and isolate. Read this article to have a better idea.