eGaN® FET DATASHEET EPC2215

### **EPC2215 – Enhancement Mode Power Transistor**

 $V_{DS}$ , 200 V $R_{DS(on)}$  ,  $8\,m\Omega$  $\overline{\mathsf{I}_{\mathsf{D}}}$ , 32 A









Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows  $very \ low \ R_{DS(on)'}, while \ its \ lateral \ device \ structure \ and \ majority \ carrier \ diode \ provide \ exceptionally$ low  $Q_G$  and zero  $Q_{RR}$ . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Maximum Ratings						
	PARAMETER VALUE UNIT					
V <sub>DS</sub>	Drain-to-Source Voltage (Continuous)	200	V			
I <sub>D</sub>	Continuous (T <sub>A</sub> = 25°C)	32	Α			
	Pulsed (25°C, $T_{PULSE} = 300 \mu s$ )	162				
V <sub>G</sub> s	Gate-to-Source Voltage	6	V			
	Gate-to-Source Voltage	-4	V			
TJ	Operating Temperature	-40 to 150	°C			
T <sub>STG</sub>	Storage Temperature	-40 to 150				

Thermal Characteristics				
PARAMETER TYP UNIT				
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.5		
R <sub>OJB</sub> Thermal Resistance, Junction-to-Board 2.5 °C/N		°C/W		
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	52		

Note 1: Raia is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See https://epc-co.com/epc/documents/product-training/Appnote\_Thermal\_Performance\_of\_eGaN\_FETs.pdf for details.



EPC2215 eGaN® FETs are supplied only in passivated die form with solder bars. Die Size: 4.6 mm x 1.6 mm

### **Applications**

- DC-DC Converters
- BLDC Motor Drives
- · Sync Rectification for AC/DC and DC-DC
- Multi-level AC/DC **Power Supplies**
- · Wireless Power
- · Solar Micro Inverters
- Robotics
  - · Class-D Audio
- **Benefits**
- Ultra High Efficiency
- No Reverse Recovery
- Ultra Low Q<sub>G</sub>
- Small Footprint



Static Characteristics (T <sub>J</sub> = 25°C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS MIN		TYP	MAX	UNIT
BV <sub>DSS</sub>	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, I}_{D} = 0.6 \text{ mA}$	200			V
I <sub>DSS</sub>	Drain-Source Leakage	$V_{GS} = 0 \text{ V}, V_{DS} = 160 \text{ V}$		0.15	0.48	
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		0.03	3.8	A
	Gate-to-Source Forward Leakage#	$V_{GS} = 5 \text{ V, T}_{J} = 125^{\circ}\text{C}$		0.5	8.7	mA
	Gate-to-Source Reverse Leakage	$V_{GS} = -4 \text{ V}$		0.15	0.48	
V <sub>GS(TH)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 6$ mA	0.8	1.1	2.5	V
R <sub>DS(on)</sub>	Drain-Source On Resistance	$V_{GS} = 5 \text{ V, } I_D = 20 \text{ A}$		6	8	mΩ
$V_{SD}$	Source-Drain Forward Voltage	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		1.6		V


<sup>#</sup> Defined by design. Not subject to production test.

EPC2215 eGaN® FET DATASHEET

Dynamic Characteristics (T <sub>J</sub> = 25°C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>ISS</sub>	Input Capacitance#			1356	1790	
$C_{RSS}$	Reverse Transfer Capacitance	$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$		2.0		
$C_{OSS}$	Output Capacitance#			390	585	рF
C <sub>OSS(ER)</sub>	Effective Output Capacitance, Energy Related (Note 2)	\\ -0+a 100\\\\ -0\\		556		
C <sub>OSS(TR)</sub>	Effective Output Capacitance, Time Related (Note 3)	$V_{DS} = 0$ to 100 V, $V_{GS} = 0$ V		699		
$R_G$	Gate Resistance			0.4		Ω
$Q_{G}$	Total Gate Charge#	$V_{DS} = 100 \text{ V}, V_{GS} = 5 \text{ V}, I_{D} = 20 \text{ A}$		13.6	17.7	
$Q_GS$	Gate-to-Source Charge			3.3		
$Q_{GD}$	Gate-to-Drain Charge	$V_{DS} = 100 \text{ V}, I_D = 20 \text{ A}$		2.1		
$Q_{G(TH)}$	Gate Charge at Threshold	$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$ 69		2.4		nC
Qoss	Output Charge#			69	104	
Q <sub>RR</sub>	Source-Drain Recovery Charge			0		

 $<sup>\</sup>hbox{\it\#}\ Defined\ by\ design.\ Not\ subject\ to\ production\ test.}$ 

Figure 1: Typical Output Characteristics at 25°C






Figure 3:  $R_{DS(on)}$  vs.  $V_{GS}$  for Various Drain Currents






Figure 4:  $R_{DS(on)}$  vs.  $V_{GS}$  for Various Temperatures



Note 2:  $C_{OSS(ER)}$  is a fixed capacitance that gives the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50% BV<sub>DSS</sub>. Note 3:  $C_{OSS(TR)}$  is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 50% BV<sub>DSS</sub>.

eGaN® FET DATASHEET EPC2215






Figure 5b: Capacitance (Log Scale)




Figure 6: Output Charge and Coss Stored Energy





Figure 7: Gate Charge



**Figure 8: Reverse Drain-Source Characteristics** 







Figure 9: Normalized On-State Resistance vs. Temperature





EPC2215 eGaN® FET DATASHEET





**Figure 12: Transient Thermal Response Curves** 








eGaN® FET DATASHEET EPC2215

#### **TAPE AND REEL CONFIGURATION**

4 mm pitch, 12 mm wide tape on 7" reel








Die is placed into pocket
solder bump side down
(face side down)

	Dimension (mm)		
EPC2215 (Note 1)	Target	MIN	MAX
a	12.00	11.90	12.30
b	1.75	1.65	1.85
c (Note 2)	5.50	5.45	5.55
d	4.00	3.90	4.10
е	4.00	3.90	4.10
f (Note 2)	2.00	1.95	2.05
g	1.50	1.50	1.60
h	1.50	0.95	1.05

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/ JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


#### **DIE MARKINGS**



Donat	Part # Lot_Date Code Marking Line 2 Marking Line 3		
Part Number			
EPC2215	2215	YYYY	ZZZZ

#### **DIE OUTLINE**

**Solder Bump View** 



	Micrometers		
DIM	MIN	Nominal	MAX
A	4570	4600	4630
В	1570	1600	1630
c		1210	
d		1450	
e		1000	
f		275	
g		450	
h		700	
j		875	

Pad 1 is Gate;


Pads 2,4,6 are Source;

Pads 3, 5 are Drain

eGaN® FET DATASHEET EPC2215

## RECOMMENDED LAND PATTERN

(units in  $\mu$ m)




Land pattern is solder mask defined
It is recommended to have on-Cu trace PCB vias

Pad 1 is Gate; Pads 2,4,6 are Source; Pads 3,5 are Drain

DIM	Nominal
Α	4600
В	1600
c	1210
d	1450
е	1000
f	275
g	450
h	700
i	875

# RECOMMENDED STENCIL DRAWING

(units in  $\mu$ m)



DIM	Nominal
Α	4600
В	1600
c	1210
d	1450
e	1000
f	275
g	450
h	700
j	875

Recommended stencil should be 4 mil (100 μm) thick, must be laser cut, openings per drawing.

The corner has a radius of R60.

Intended for use with SAC305 Type 3 solder, reference 88.5% metals content.

Split stencil design can be provided upon request, but EPC has tested this stencil design and not found any scooping issues.

Additional assembly resources available at https://epc-co.com/epc/DesignSupport/AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

 $eGaN^{\ast}$  is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing: epc-co.com/epc/AboutEPC/Patents.aspx

Information subject to change without notice.
Revised November, 2020