# An Introduction to HLS

Duc Tri Nguyen

#### 1 Vector-vector Multiplication

Given vector a, b, c, calculate vector e, the result is sum all elements in e multiply with alpha.

$$\begin{pmatrix} a_0 \\ a_1 \\ \vdots \\ \vdots \\ a_{n-1} \end{pmatrix} \cdot \begin{pmatrix} b_0 \\ b_1 \\ \vdots \\ \vdots \\ b_{n-1} \end{pmatrix} + \begin{pmatrix} c_0 \\ c_1 \\ \vdots \\ \vdots \\ c_{n-1} \end{pmatrix} = \begin{pmatrix} e_0 \\ e_1 \\ \vdots \\ \vdots \\ e_{n-1} \end{pmatrix}$$

$$(1)$$

$$E = (e_0 + e_1 + e_2 + \dots + e_{n-1}) = \sum_{i=0}^{n-1} e_i$$
 (2)

$$S = alpha * E \tag{3}$$

Vector-vector multiplication as shown in (1).

Sum of vector in (2).

No further algorithmic optimization

#### 1 Vector-vector Multiplication

Given vector a, b, c, calculate vector e, the result is sum all elements in e multiply with alpha.

$$\begin{pmatrix} a_0 \\ a_1 \\ \vdots \\ \vdots \\ a_{n-1} \end{pmatrix} \cdot \begin{pmatrix} b_0 \\ b_1 \\ \vdots \\ \vdots \\ b_{n-1} \end{pmatrix} + \begin{pmatrix} c_0 \\ c_1 \\ \vdots \\ \vdots \\ c_{n-1} \end{pmatrix} = \begin{pmatrix} e_0 \\ e_1 \\ \vdots \\ \vdots \\ e_{n-1} \end{pmatrix}$$

$$(1)$$

$$E = (e_0 + e_1 + e_2 + \dots + e_{n-1}) = \sum_{i=0}^{n-1} e_i$$
 (2)

$$S = alpha * E \tag{3}$$

Vector-vector multiplication as shown in (1).

Sum of vector in (2).

- (1) Enable vertical optimization
- (2) Enable horizontal optimization
- (3) No optimization

#### 1 Vector-vector Multiplication

Given vector a, b, c, calculate vector e, the result is sum all elements in e multiply with alpha.

$$\begin{pmatrix} a_0 \\ a_1 \\ \vdots \\ \vdots \\ a_{n-1} \end{pmatrix} \cdot \begin{pmatrix} b_0 \\ b_1 \\ \vdots \\ \vdots \\ b_{n-1} \end{pmatrix} + \begin{pmatrix} c_0 \\ c_1 \\ \vdots \\ \vdots \\ c_{n-1} \end{pmatrix} = \begin{pmatrix} e_0 \\ e_1 \\ \vdots \\ \vdots \\ e_{n-1} \end{pmatrix}$$

$$(1)$$

$$E = (e_0 + e_1 + e_2 + \dots + e_{n-1}) = \sum_{i=0}^{n-1} e_i$$
 (2)

$$S = alpha * E \tag{3}$$

Vector-vector multiplication as shown in (1).

Sum of vector in (2).

- (1) Enable vertical optimization
- (2) Enable horizontal optimization
- (3) No optimization

Data input in flow:

### 1 Vector-vector Multiplication

Given vector a, b, c, calculate vector e, the result is sum all elements in e multiply with alpha.

$$\begin{pmatrix} a_0 \\ a_1 \\ \vdots \\ a_{n-1} \end{pmatrix} \cdot \begin{pmatrix} b_0 \\ b_1 \\ \vdots \\ b_{n-1} \end{pmatrix} + \begin{pmatrix} c_0 \\ c_1 \\ \vdots \\ c_{n-1} \end{pmatrix} = \begin{pmatrix} e_0 \\ e_1 \\ \vdots \\ \vdots \\ e_{n-1} \end{pmatrix}$$

$$(1)$$


$$E = (e_0 + e_1 + e_2 + \dots + e_{n-1}) = \sum_{i=0}^{n-1} e_i$$
 (2)

$$S = alpha * E \tag{3}$$

Vector-vector multiplication as shown in (1).

Sum of vector in (2).

# **Input Flow**



### Reference C

```
u32 hls vector mul(const u32 a[N], const u32 b[N], const u32 c[N])
    const u32 mask = 0x1fffffff;
    u32 sum = 0;
    for (auto i = 0; i < N; i++)
        sum += (c[i] + a[i] * b[i]) & mask;
    sum &= mask;
    sum *= ALPHA;
    return sum;
```

# Setup

1. Setup Testbench

Return 1 if ERROR

Return 0 if CORRECT

# vector\_mul\_tb.cpp

```
e_gold = vector_mul(a, b, c);
e_hls = hls_vector_mul(a, b, c);
cout << "gold: " << e_gold << endl;</pre>
cout << " HLS: " << e_hls << endl;
if (e_gold != e_hls)
    cout << "Error" << endl;</pre>
    return 1;
cout << "OK" << endl;</pre>
return 0;
```

# Setup

#### 2. Setup Header

Header is used to link the testbench and the HLS code.

**C** vector\_mul.h

# Setup

3. HLS function

HLS function is same as C reference code

# vector\_mul.cpp

```
u32 hls_vector_mul(const u32 a[N], const u32 b[N], const u32 c[N])
    const u32 mask = 0x1fffffff;
    u32 sum = 0;
    for (auto i = 0; i < N; i++)
       sum += (c[i] + a[i] * b[i]) & mask;
    sum &= mask;
    sum *= ALPHA;
    return sum;
```

### Baseline

The baseline is from the C reference implementation

- 1. Does not have Hardware Interface
- 2. Is not accelerated
- 3. Is a start point

Task: Improve performance of HLS Function


### **Demo Baseline**

C simulation

Synthesis demo


# **Optimization Strategy**

(1) Vertical optimization




# #pragma HLS UNROLL

### Motivation



# #pragma HLS UNROLL

- Parallel execution in **single** clock cycle
- Maximum performance




# #pragma HLS UNROLL

Demo


C Simulation

Synthesis




# Problem with #pragma HLS UNROLL

- Fan-out
- Decrease frequency significantly
- Resources blow up




### **Problem with UNROLL**


- Cannot meet target frequency
- Resource utilization blow up
- Huge adder tree ← Fan-out Problem





### **Fan-out Adder Tree**




Huge adder tree decrease performance










# Partial UNROLL or "Folding"

Simple explanation:


1. Chop big loop to smaller loop



# Partial UNROLL or "Folding"

### Simple explanation:

- 1. Chop big loop to smaller loop
- 2. Chop




# Partial UNROLL or "Folding"

### Simple explanation:

- 1. Chop big loop to smaller loop
- 2. Chop

eh...?


3. Chop Chop Chop



# **Folding Demo**

#### Demo

- C Simulation
- Synthesis



# Problem with UNROLL or "Folding"

Modules & Loops	Issue Type	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM(%)	DSP(%)	FF(%)	LUT(%)	URAM(%)
<ul><li>hls_vector_mul</li></ul>	1 Violation	-0.56	167	1.670E3	-	168		no	1	0	16	31	0
C calc	👸 II Violation	- 2	103	1.030E3	24	20	5	yes					
C adder_tree		-	40	400.000	2	1	40	yes	-	-	-	-	-

**→** HW Interfaces

# Problem with UNROLL or "Folding"

Modules & Loops	Issue Type	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM(%)	DSP(%)	FF(%)	LUT(%)	URAM(%)
<ul><li>hls_vector_mul</li></ul>	1 Violation	-0.56	167	1.670E3	-	168	-	no	1	0	16	31	0
C calc	👸 II Violation		103	1.030E3	24	20	5	yes		-			8.
C adder_tree		-	40	400.000	2	1	40	yes	-	-	-	-	

#### **▼** HW Interfaces

- Violations
- Save dozen of cycles
- Does not meet timing

```
for (auto i = 0; i < BUFFER; i++)</pre>
#pragma HLS UNROLL
        sum[i] = 0;
    for (auto i = 0; i < N; i+=BUFFER)
        for (auto j = 0; j < BUFFER; j++)
#pragma HLS UNROLL
            sum[j] += (c[i + j] + a[i + j] * b[i + j]) & mask;
```

We spent cycles to initialize array

Can we do better?

#### Demo

- C Simulation

The loop philosophy of HLS is simple:

One. Big. Loop

You will realize this, after reading ~600 pages.

### **Violation**

### **Violation**

```
calc:
    for (auto i = 0; i < N; i+=BUFFER)

for (auto j = 0; j < BUFFER; j++)

{

#pragma HLS UNROLL

    if (i == 0)
    {

        sum[j] = static_cast<u32>(0);

    }

    else{

        sum[j] = sum[j];

    }

    sum[j] += (c[i + j] + a[i + j] * b[i + j]) & mask;

}

40

41

42

43


}
```

# **Violation**

**Resolve Violation** 

#### Demo

- C simulation
- Synthesis



# #pragma HLS ARRAY\_RESHAPE


factor=2

#### Left side:

 Spent N clock cycles to read N elements in array

### Right side:

- Block: 1 clock cycle read 2 elements distance by N/2



X14307-110217

# #pragma HLS ARRAY\_RESHAPE


factor=2

#### Left side:

 Spent N clock cycles to read N elements in array

#### Right side:

 Cyclic: 1 clock cycle read 2 elements distance by 1



X14307-110217

## #pragma HLS ARRAY\_RESHAPE


factor=2

#### Left side:

 Spent N clock cycles to read N elements in array

### Right side:


- Complete: 1 clock cycle read all elements



X14307-110217


# **#pragma HLS ARRAY\_PARITION**

- Similar to ARRAY\_RESHAPE
- Easier to control multi-dimensional array




Two pragma are very similar, when to use what?

ARRAY\_RESHAPE for single dimensional array




Two pragma are very similar, when to use what?


- ARRAY\_RESHAPE for single dimensional array
- ARRAY\_PARITION for multi-dimensional array



#### Demo

- C simulation
- C synthesis






Resolve all violations

Next problems: resources blow up

## **Adder Tree**


What we have



### **Adder Tree**

What we want:


Multiple layer of adder tree



### **Adder Tree**

#### Demo

- C simulation
- C synthesis



Again, we spent additional loop to initialize array

Guess what we need to do?

```
for (auto i = 0; i < 5; i++) middle[i] = 0;</pre>
adder_tree:
    for (auto j = 0; j < BUFFER; j+=5)
        for (auto i = 0; i < 5; i++)
#pragma HLS UNROLL
            middle[i] += sum[j + i];
reduce:
    for (auto i = 0; i < 5; i++)
#pragma HLS UNROLL
        final_sum += middle[i];
```

Again, we spent additional loop to initialize array

Guess what we need to do?

- One.Big.Loop

```
for (auto i = 0; i < 5; i++) middle[i] = 0;</pre>
adder_tree:
    for (auto j = 0; j < BUFFER; j+=5)
        for (auto i = 0; i < 5; i++)
#pragma HLS UNROLL
            middle[i] += sum[j + i];
reduce:
    for (auto i = 0; i < 5; i++)
#pragma HLS UNROLL
        final_sum += middle[i];
```

Again, we spent additional loop to initialize array

Guess what we need to do?

- One.Big.Loop
- Solve Violation

```
for (auto i = 0; i < 5; i++) middle[i] = 0;</pre>
adder_tree:
    for (auto j = 0; j < BUFFER; j+=5)
        for (auto i = 0; i < 5; i++)
#pragma HLS UNROLL
            middle[i] += sum[j + i];
reduce:
    for (auto i = 0; i < 5; i++)
#pragma HLS UNROLL
        final_sum += middle[i];
```

Again, we spent additional loop to initialize array

Guess what we need to do?


- One.Big.Loop
- Solve Violation

#### Demo

- C simulation
- C synthesis


```
for (auto i = 0; i < 5; i++) middle[i] = 0;
adder_tree:
    for (auto j = 0; j < BUFFER; j+=5)
        for (auto i = 0; i < 5; i++)
#pragma HLS UNROLL
            middle[i] += sum[j + i];
reduce:
    for (auto i = 0; i < 5; i++)
#pragma HLS UNROLL
        final_sum += middle[i];
```

## Resources Blow up



LUT utilization is above 100% No DSP usage?


Pin specified operation to premade fabric: DSP, BRAM, URAM, etc...



**BRAM** 

Pin specified operation to premade fabric: DSP, BRAM, URAM, etc...

Force Pipeline inside fabric with specified latency (auto is good enough)




**DSP** 

Pin specified operation to premade fabric: DSP, BRAM, URAM, etc...

Force Pipeline inside fabric with specified latency (auto is good enough)

Boost maximum frequency



CLB? Who cares


Pin specified operation to premade fabric: DSP, BRAM, URAM, etc...

Force Pipeline inside fabric with specified latency (auto is good enough)


Boost maximum frequency

#### Demo


- C synthesis



CLB? Who cares



%LUT stay the same ???




%LUT stay the same ???

Don't worry, it will synthesize to DSP. We want to utilize as many as DSPs as we can.

### Block Level I/O

It's time to write top function




## Block Level I/O

It's time to write top function


#### Demo

- Write AXIS TOP
- Write testbench
- C Simulation
- Synthesis



### Block Level I/O

With simple #pragma INTERFACE, HLS can easily infer Block Level protocol




#### Either:

In every iteration of the outer loop, it spends 1 cycles to jump into inner loop

#### Or

 After inner loop finished, it spends 1 cycles to jump to outer loop





#### Either:

In every iteration of the outer loop, it spends 1 cycles to jump into inner loop

#### Or


 After inner loop finished, it spends 1 cycles to jump to outer loop





#### Demo:


- C Synthesis




# **#pragma HLS PIPELINE**

#### Demo:

- C Synthesis



# **#pragma HLS PIPELINE**



HW Interfaces

%LUT > 100%. It's time for final optimization

Apply bit precision instead of **u32** to reduce

resources

```
for calc:
for (auto i = 0; i < N; i+=BUFFER)

for (auto j = 0; j < BUFFER; j++)

for (auto j = 0; j < BUFFER; j++)

#pragma HLS UNROLL

#pragma BIND_OP variable=a op=mul impl=dsp

#pragma BIND_OP variable=b op=mul impl=dsp

#pragma BIND_OP variable=c op=add impl=dsp

#pragma BIND_OP variable=c op=add impl=dsp

auto prev = (i == 0) ? static_cast<u32>(0) : sum[j];

sum[j] = prev + (c[i/BUFFER][j] + a[i/BUFFER][j] * b[i/BUFFER][j]) & mask;
}

for | }
```

Apply bit precision instead of **u32** to reduce

resources

Remove all mask operations

```
d9  calc:
50     for (auto i = 0; i < N; i+=BUFFER)
51     {
52     #pragma HLS PIPELINE II=1
53          for (auto j = 0; j < BUFFER; j++)
54          {
55     #pragma HLS UNROLL
56     #pragma BIND_OP variable=a op=mul impl=dsp
57     #pragma BIND_OP variable=b op=mul impl=dsp
58     #pragma BIND_OP variable=c op=add impl=dsp
59          auto prev = (i == 0) ? static_cast<u29>(0) : sum[j];
60          sum[j] = prev + (c[i/BUFFER][j] + a[i/BUFFER][j]);
61     }
62  }
63
```

```
u32 hls_vector_mul_part(const u32 a[N/BUFFER][BUFFER],

const u32 b[N/BUFFER][BUFFER],

const u32 c[N/BUFFER][BUFFER])

{

const u32 mask = 0x1ffffffff;

u32 final_sum;

u32 sum[BUFFER];

#pragma HLS ARRAY_RESHAPE variable=sum complete dim=1
```

Apply bit precision instead of **u32** to reduce resources

Remove all mask operations

Use exact bit

```
u32 hls_vector_mul_part(const u32 a[N/BUFFER][BUFFER],
const u32 b[N/BUFFER][BUFFER],
const u32 c[N/BUFFER][BUFFER])

{
const u32 mask = 0x1fffffff;

u32 final_sum;
u32 sum[BUFFER];

#pragma HLS ARRAY_RESHAPE variable=sum complete dim=1
```

Apply bit precision instead of **u32** to reduce resources

Remove all mask operations

Use exact bit

#### Demo

- C simulation
- Synthesis

```
/* Bit precision

* Remove masking, after synthesis, we see huge resources usage drop

*/

u32 hls_vector_mul_part(const u29 a[N/BUFFER][BUFFER],

const u29 b[N/BUFFER][BUFFER],


const u29 c[N/BUFFER][BUFFER])

{

u32 final_sum;


u29 sum[BUFFER];

#pragma HLS ARRAY_RESHAPE variable=sum complete dim=1
```



Huge resources drop

#### **Bit Precision**



Huge resources drop

From 200 cycles at baseline, we reduce to 33 cycles.

Speed up: **6.06x** 


#### **Ideal situation**

We spend huge resources to reduce latency from **200** cycles to **33** cycles.

What is the ideal cycles we can achieve?




# **Recall Input Flow**



# Perfect input flow

A,B,C interleave




### **HLS Streaming Computation**

#### Demo

- Update test bench
- Update code
- C Simulation
- Synthesis
- Co-simulation Verilog
- Co-simulation VHDL ←- Note

### **HLS Streaming Computation**




Ideal latency: 4 cycles Ideal resources: 1%

Modules & Loops	Issue Type	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM(%)	DSP(%)	FF(%)	LUT(%)	URAM(%
▼ • hls_vector_mul_top	7,	-	640	6.400E3	2	641	-	no	0	3	16	81	
• hls_vector_mul_part		-	33	330.000	-	33	-	no	0	0	9	71	
C buffering_VITIS_LOOP_99_1		-	603	6.030E3	5	1	600	yes	_	-	-	-	


₺ 🛮 🗥 🕦 🦠	Modules 🗹 l	oops [	E 🗦 💿										
Modules & Loops	Issue Type	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM(%)	DSP(%)	FF(%)	LUT(%)	URAM(%)
▼ • hls_vector_mul_top		-	604	6.040E3	-	605	-	no	0	0	1	1	(
C VITIS_LOOP_43_1		-	600	6.000E3	4	3	200	yes	-	-	-	-	

**▼** HW Interfaces



Resources utilization after Synthesis in Vivado

#### Cc



```
Implementation tool: Xilinx Vivado v.2020.2
Project: Introduction_HLS
Solution: 92 bitprecision
```

Device target: xc7z010-clg400-1 Report date: Tue Apr 13 20:43:24 UTC 2021

.UT(%) URAM(%)

81

71

```
#=== Post-Synthesis Resource usage ===
SLICE: 0
LUT: 5549
FF: 2146
DSP: 36
BRAM: 0
SRL: 0
#=== Final timing ===
```


10.000

7.722

CP achieved post-synthesis:

CP required:

Timing met



Resources utilization after Synthesis in Vivado

```
Introduction HLS
Project:
Solution:
                      92 bitprecision
Device target:
                     xc7z010-clq400-1
Report date:
                      Tue Apr 13 20:43:24 UTC 2021
#=== Post-Synthesis Resource usage ===
SLICE:
LUT:
               5549
FF:
               2146
DSP:
                 36
BRAM:
#=== Final timing ===
CP required:
CP achieved post-synthesis:
                               7.722
Timing met
```

Modules & Loops	Issue Type SI	ack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM
<ul><li>o hls_vector_mul_top</li></ul>		÷	640	6.400E3		641	-	no	0	3	5796	14389	0
<ul><li>o hls_vector_mul_part</li></ul>		-	33	330.000	v. <del>=</del> 1	33	-	no	0	0	3469	12604	0
C calc			23	230.000	5	1	20	yes					
C adder_tree		50	3	30.000	3	1	2	yes	-	- 7	70	-	15
C buffering_VITIS_LOOP_99_1		7.5	603	6.030E3	5	1	600	yes	1.7	-	7.5		17

▼ HW Interfaces

With 2x more resources, we reduce 23 down to 13

Modules & Loops	Issue Type	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM
<ul> <li>hls_vector_mul_top</li> </ul>		-	640	6.400E3		641	-	no	0	3	5796	14389	C
<ul><li>o hls_vector_mul_part</li></ul>		-	33	330.000	v. <del>=</del> 1	33	-	no	0	0	3469	12604	C
C calc			23	230.000	5	1	20	yes					
C adder_tree		51	3	30.000	3	1	2	yes	-		-	-	15
C buffering_VITIS_LOOP_99_1		7.	603	6.030E3	5	1	600	yes	-	-	7.5	1.7	98

▼ HW Interfaces

With 2x more resources, we reduce 23 down to 13

Compare with ideal latency: 13/4 = 3.25x Not bad. heh?

### **Coding Conclusion**

- If you are looking at lightweight implementation: choose HDL
- HLS is an abstract layer over HDL
- HLS can perform complex operation as HDL

- Protocol with HLS is easy
- Testing with HLS is quick
- Co-simulation with HLS is quick

#### **Performance Conclusion**

- HLS can achieve good performance.
- CERG GMU demonstrate HLS can achieve similar latency, frequency as RTL. HLS utilize more resources compare to RTL.
- The problem with FPGA in HPC nowadays is not to minimize LUT, FF. It is to achieve maximum performance, utilize all available resources on FPGA.
- Remember to take the transfer size into account.

#### **Performance Conclusion**

- HLS can achieve good performance.
- CERG GMU demonstrate HLS can achieve similar latency, frequency as RTL. HLS utilize more resources compare to RTL.
- The problem with FPGA in HPC nowadays is not to minimize LUT, FF. It is to achieve maximum performance, utilize all available resources on FPGA.
- Remember to take the transfer size into account.

Prepare input data can give ultimate solution!!!

#### What the point of Hardware accelerator anyway?

- Not mentioned in this talk: **#pragma HLS DATAFLOW** 

Not mentioned in this talk: NEON vs HLS

- The code for NEON is ready. It's up to you to figure it out which one is faster in this case. And let the class know!!!

#### **NEON Implementation**

```
0x100003c7c
                    03e4006f
                                   movi v3.2d, 0000000000000000
                                   ld1 {v4.4s, v5.4s, v6.4s, v7.4s}, [x9], 0x40
-> 0x100003c80
                    2429df4c
   0x100003c84
                    5029df4c
                                   ld1 {v16.4s, v17.4s, v18.4s, v19.4s}, [x10], 0x40
                                   ld1 {v20.4s, v21.4s, v22.4s, v23.4s}, [x11], 0x40
   0x100003c88
                    7429df4c
   0x100003c8c
                    1496a44e
                                   mla v20.4s, v16.4s, v4.4s
   0x100003c90
                    3596a54e
                                   mla v21.4s, v17.4s, v5.4s
   0x100003c94
                    5696a64e
                                   mla v22.4s, v18.4s, v6.4s
   0x100003c98
                    7796a74e
                                   mla v23.4s, v19.4s, v7.4s
   0x100003c9c
                    1474076f
                                   bic v20.4s, 0xe0, 1sl 24
   0x100003ca0
                    1574076f
                                   bic v21.4s, 0xe0, lsl 24
   0x100003ca4
                    1674076f
                                   bic v22.4s, 0xe0, 1sl 24
   0x100003ca8
                    1774076f
                                   bic v23.4s, 0xe0, 1sl 24
   0x100003cac
                    8386a34e
                                   add v3.4s, v20.4s, v3.4s
   0x100003cb0
                    a286a24e
                                   add v2.4s, v21.4s, v2.4s
   0x100003cb4
                    c186a14e
                                   add v1.4s, v22.4s, v1.4s
   0x100003cb8
                    e086a04e
                                   add v0.4s, v23.4s, v0.4s
   0x100003cbc
                    08410091
                                   add x8, x8, 0x10
   0x100003cc0
                    1fc102f1
                                   cmp x8, 0xb0
└< 0x100003cc4
                    e3fdff54
                                   b.lo 0x100003c80
```

#### **NEON Implementation**

```
for (int i = 0; i < N - 8; i += 16)
   vload(neon a, &a[i]);
   vload(neon_b, &b[i]);
   vload(neon c, &c[i]);
   vmla(neon_tmp.val[0], neon_c.val[0], neon_a.val[0], neon_b.val[0]);
   vmla(neon_tmp.val[1], neon_c.val[1], neon_a.val[1], neon_b.val[1]);
   vmla(neon_tmp.val[2], neon_c.val[2], neon_a.val[2], neon_b.val[2]);
   vmla(neon tmp.val[3], neon c.val[3], neon a.val[3], neon b.val[3]);
   vand(neon_tmp.val[0], neon_tmp.val[0], neon_mask);
   vand(neon tmp.val[1], neon tmp.val[1], neon mask);
   vand(neon_tmp.val[2], neon_tmp.val[2], neon_mask);
   vand(neon_tmp.val[3], neon_tmp.val[3], neon_mask);
   vadd(neon_e.val[0], neon_e.val[0], neon_tmp.val[0]);
   vadd(neon e.val[1], neon e.val[1], neon tmp.val[1]);
   vadd(neon_e.val[2], neon_e.val[2], neon_tmp.val[2]);
   vadd(neon e.val[3], neon e.val[3], neon tmp.val[3]);
```

# Thank you

Question ???

#### Reference

Code used in this talk:


https://github.com/cothan/Vitis\_High\_Level\_Synthesis\_Training

Helpful documents which are not from Xilinx:

- Transformations of High-Level Synthesis Codes for High-Performance Computing https://arxiv.org/abs/1805.08288

# #pragma HLS DATAFLOW


DATAFLOW need to be written in producer-consumer fashion




#pragma HLS DATAFLOW

DATAFLOW need to be written in producer-consumer fashion

May increase or decrease the resources utilization.



## #pragma HLS DATAFLOW



Ideal input flow, A,B,C interleaving.