- 1) What is phasing in UVM? How do objections help in UVM phasing?
- And UVM phases are a synchronizing mechanism for the environment Phases can be grouped into 3 categories
 - 1) Bild phases: these phases are executed at the start of UVM text beach simulation, where the text beach components are constructed, configured and text teach components are connected.
 - 2) Ron-time phases: will get executed from start of simulatures.
 - 3) Clean-up phases: results of fest cases are collected & reported

UVM provider en objection mechanism to allow hierarchical status Communication among components which is helpful in deciding the end of test.

2) What are virtual interfaces in System Verilog? Where are virtual interfaces useful in a System Verilog UVM test bench?

Ans) Virtual interfaces provide a mechanism for seperating abstract models and test programs from the actual signals that make up the design.

Virto interfaces are nefil for developing the fest (DVT) components independent of the device inder fest (DVT) port while working with multi-port protocol.

- 3) When whiling System Venlag code for UVM class, which phases can be defined as functions and which as tasks?

 Ans) All UVM phases except the run-time phase are execute in zero-time. Run-time phase involves all time consuming activities, such as driving test sequences, and maniforing output etc. Therefore, tun-time phase is classified as a "tash", while all other phases are defined as functions.
- What does it mean for a phase to be top-down or bottom-y? Which UVM phases one top-down/buttom-y?

 And) A UVM phase can be executed in one of two ways;

 1) top-down: where component tree is traversed in top to bottom manner
 - 2) bottom-up: where the child object is executed first.
 ond then traverses up to the parent object

Build phase is top-down because the parent object instantiates the child object during its build phase

Run-time phase is bottom-up because all components have to be run in parallel

5) What are the roses of each of the following Components?

Sequencer: is the primary stimulis generator, which creates the transactions, randomizes them and sends them to the driver

Driver: is responsible for decoding the transaction received from the sequencer and also drives the DUT interface signals.

Monitor: It's responsibility is to observe communication on the DVT interfect.

It can include a protocol checker that an immediately find any pin level violations of the communication protocol.

The monitor can be replaced by the driver. However, it limits the scalability of the driver and also prevents the driver from being reved for the textbench.


6) What is the advantages and differences of 'urm_components_utills)
and 'urm_object utils()?

Ans) The utils macros define the infrastructure needed to
enable the object /component for correct factory operature.

The reason there are two macros is be cause the factory
device pattern free the the of are a let the factory

The reason there are two macros is be cause the factory derign pattern frees the # of arguments that a constructor can have. Classes derived from usuabject have constructores with one argument, a string name.


While vom. Component have two arguments, a name and a usual component perent.



3 Steps inwhed in Verification Plan

- A) Creating Ventration Plan
 - 1) test few scenarios of A NAND B 2) test A NORB

 - 3) feet A XORB
 - u) test involid opcode
- B) Testberch Architecture



c) Writing Venticotus Environment/Test bench In a pipelined version, we can add a fifo to handle the increased latency of 3 cycles compared to 1 cycle in the non-pipelined version. The manifor will also need to be adjusted to account for the initial alelay to allow the pipe to fill-in-