Copyright

by

Sharukh Shahajahan Shaikh

2018

The Report Committee for Sharukh Shahajahan Shaikh Certifies that this is the approved version of the following Report:

Implementation of Verification Methodologies

APPROVED BY SUPERVISING COMMITTEE:

Jacob A. Abraham, Supervisor
Nur A. Touba

Implementation of Verification Methodologies

by

Sharukh Shahajahan Shaikh

Report

Presented to the Faculty of the Graduate School of

The University of Texas at Austin

in Partial Fulfillment

of the Requirements

for the Degree of

MASTER OF SCIENCE IN ENGINEERING

The University of Texas at Austin
May 2018

Dedication

Dedicated to Family.

Acknowledgements

I would like to thank Prof. Jacob for providing me direction and liberty to work in domain of my interest. Also, for providing with the opportunity to be his Teaching Assistant for the courses VLSI 1 and Verification of Digital Systems, which helped me bolster my understanding of Digital Design. I would also like to thank the students of Verification course for providing me feedback on the developed lab exercises.

I would take this opportunity to specially thank Prof. Nur Touba for taking out his valuable time to be the reader for my report.

Abstract

Implementation of Verification Methodologies

Sharukh Shahajahan Shaikh, MSE The University of Texas at Austin, 2018

Supervisor: Jacob A. Abraham

The increasing complexity of design elevates the importance of verification. This report explores different verification methodologies. The second chapter emphasizes the importance of testability and establishes the synthesis and DFT insertion flow using an SoC with ARM-Amber core as an example. Also, formal equivalence check is performed between the golden model, that is, RTL against its netlist. The third chapter delineates the design and formal verification of an Arbiter with APB slave configuration port. The design is extensively verified by writing SystemVerilog properties and we learn that the verification is only as good as the properties. Fourth chapter further explores formal verification with a different approach. The implemented x86 execution unit is formally verified by developing the its reference model and writing simple equality assertion checks. This approach exploits both, completeness of formal as well as includes the UVM reference model which reduces the long list of properties required for formal. The last chapter provides an approach to identify the critical registers in design. The critical flops in the design as a subset of all the registers which may have the most effect on the control flow of a module. This finds application in selecting the relevant auto-generated properties.

vi

Table of Contents

List of Tables	X
List of Figures	xi
Chapter 1: Introduction	1
Chapter 2: DFT insertion and Logic equivalence checking	3
Introduction	3
Synthesis with DFT insertion	3
Design setup	3
DFT Rule Checker setup	4
Run DFT Rule Checker	7
Fix DFT Violations	7
DFT Configuration and scan structure setup	9
Logic Equivalence checking	10
Setup phase	10
LEC phase	13
RESULTS	13
Chapter 3: Formal Verification of configurable arbiter with APB slave	15
Introduction	15
DUT Design description	15
APB slave interface	16
Write transfer	16
Read transfer	17
APB register description	17

APB bypass register
APB request register
APB arbitration type register20
Arbiter
DUT Port description
DUT Architecture
Properties
APB interface properties
Assumptions
Assertions
Coverage
Arbiter properties
Assumptions
Assertions
Coverage
Results
Chapter 4: Design and Verification of x86 Execution unit
Introduction
Processor Overview
Stack
Basic program execution registers
General-purpose registers
Segment registers

EFLAGS (program status and control) register	34
EIP (instruction pointer) register	35
MMX registers	35
Execution stage Architecture	35
Results	44
Chapter 5: Identification of critical registers	46
Introduction	46
Methodology	47
Feature extraction	47
ANN training and testing	48
Results	50
Chapter 6: Conclusions	54
Appendices	55
Appendix A: Synopsys design constraints for SoC with amber core	55
Appendix B: Script for synthesis with DFT insertion	57
Appendix C: Script for Logic equivalence checking	59
Appendix D: Formal verification properties of Arbiter with APB slave	61
Appendix E: RTL Compiler Tcl script to extract timing paths	68
Bibliography	69

List of Tables

Table 1:	APB bypass register details	18
Table 2:	APB request register details	19
Table 3:	APB arbitration type register details	20
Table 4:	Pseudorandom sequence	22
Table 5:	Arbiter DUT port description	24
Table 6:	Formal Verification result for Arbiter with APB salve	30
Table 7:	x86 Execution stage functionality [19]	43
Table 8:	x86 execution unit formal verification result	44
Table 9:	Feature extraction of x86 MMU module	48
Table 10:	ANN training and testing design data set	50
Table 11:	Criticality of MMU registers	51
Table 12:	Criticality of DMA registers	53

List of Figures

Figure 1:	Muxed scan style [4]	5
Figure 2:	Controllable muxed clock	6
Figure 3:	Controllable gated clock	6
Figure 4:	Circuit with asynchronous reset violations	8
Figure 5:	Circuit with fixed asynchronous reset violations	8
Figure 6:	Circuit with clock gate violation	9
Figure 7:	Circuit with fixed clock gate violation	9
Figure 8:	Pin constraints	11
Figure 9:	Flattening model for constant propagation	12
Figure 10:	Flattening model for clock gate analysis	12
Figure 11:	Formal equivalence check result	14
Figure 12:	APB write transfer [11]	16
Figure 13:	APB read transfer [11]	17
Figure 14:	Arbiter DUT microarchitecture	25
Figure 15:	Formal verification result for Arbiter with APB slave	30
Figure 16:	IA-32 programming model [18]	33
Figure 17:	x86 Execute stage ALU 1 architecture	37
Figure 18:	x86 Execute stage ALU 2 architecture	37
Figure 19:	x86 Execute stage ALU 3 architecture	37
Figure 20: A	ANN structure (Input-Hidden-Output lavers)	49

Chapter 1: Introduction

A consequence of increasing size of Integrated Circuits (ICs) is the explosive growth in the complexity of verification, which has been the main bottleneck in the IC design cycle. More than 70% of development time is now required for verification [1], and this portion is still growing. Therefore, effective verification methodologies and techniques are essential.

The report explores different verification methodologies. The next chapter emphasizes the importance of testability and establishes the synthesis and DFT insertion flow. The techniques to fix DFT violations are discussed and formal equivalence check is performed between the RTL and the synthesized netlist. The design example used is an SoC with the ARM-Amber core [9], which is synthesized with DFT insertion using Cadence RTL Compiler and equivalence checking is performed using Cadence Conformal LEC.

The third chapter discusses the architecture of a developed DUT, an Arbiter with the APB slave configuration port and its formal verification by writing SystemVerilog assertions, assumptions, and cover properties. The design is extensively verified, and we learn that the verification is only as exhaustive as the properties specified. The formal verification has been performed with Cadence Jaspergold and the properties are proven to an infinite bound.

Following this, the fourth chapter builds on the exploration of formal verification with an alternate approach. The detailed microarchitecture of a performance-optimized implementation of an x86 execution unit is discussed and the design is formally verified by developing a reference model and writing simple equality assertion checks. The reference model, which is similar to the scoreboard in UVM, reduces the long list of

properties required by conventional formal verification. We are not restricted by the constraint that verification is as exhaustive as the set of properties we write in formal verification. Also, we need not worry about the coverage like in UVM, where it is not possible to cover all the test patterns via random test pattern generation. Such verification techniques can be exploited for DUTs such as execution units, decoders, floating point processors, DSP engines etc., for which it is simple to develop a reference model and the design is mostly combinational. Also, there is an additional advantage if the reference model and the DUT are designed by different designers or they are designed using different implementation styles, such as, Structural DUT vs Behavioral scoreboard or behavioral DUT vs RTL generated by High Level Synthesis (HLS).

The last chapter provides an approach to identify the critical registers in a design which have maximum impact on its control flow. The criticality value 'C' computed based on the several features is associated with each register in the design. The higher the value of 'C', the more crucial is the register. To find the criticality of the flops, feature extraction is first performed on the extracted timing paths of several designs and then a simple Artificial Neural Network (ANN) is employed to train and test on the data set [25]. Identifying critical registers finds application in fault tolerance.

Chapter 2: DFT insertion and Logic equivalence checking

Introduction

The testability of the design is of major concern to industry, and the DFT techniques provide support to test the fabricated chip comprehensively for quality and coverage [2]. The RTL of the digital block is generally described in the Hardware Description Language (HDL) such as Verilog. Once the design is verified with various verification methodologies, it is synthesized to netlist by synthesis tools which transform it for optimizing logic, area, power or adding DFT structures. Further, the physical design tool may significantly modify the netlist and through every step the behavior of the original RTL must be intact, and this is ensured by logic equivalence checking (LEC). In reality, it is a common practice to make manual edits to the netlist for minor changes known as Engineering Change Order [26], abbreviated as ECO. Therefore, it is a crucial verification step to perform logical equivalence checking of the netlist termed as a revised model with the original RTL of the design termed as the golden reference model.

In this section, an example SoC, the ARM-Amber core is synthesized using Cadence RTL Compiler tool with DFT insertion and LEC is performed with Cadence Conformal LEC tool between the synthesized netlist and the RTL.

SYNTHESIS WITH DFT INSERTION

Design setup

The process of scan insertion replaces the normal flops with special scan flops which allow us to observe and control the state of the design through the dedicated test

ports. With the scan structure support, the Automatic Test Pattern Generator (ATPG) tool such as Cadence Encounter test can generate compact tests for better fault coverage during scan simulation tests.

1. For synthesis setup in Cadence RTL compiler (RC) [3], we need to specify the target library paths and read the libraries to be used in synthesis.

```
set_attribute lib_search_path Tcl_list
set attribute library library list
```

After this, the HDL files of the SoC with ARM-Amber core are read, and the design
is elaborated in RC. During this step, an RTL sanity check is performed for its
feasibility to be synthesized.

```
set_attribute hdl_search_path Tcl_list
read_hdl hdl_files ...
elaborate ...
```

 After elaboration, the timing constraints need to be read; these provide the input/output delays, clock period, false paths, functional modes etc. in Synopsys Design Constraint (SDC) format.

DFT Rule Checker setup

After specifying the design constraints, we need to setup the tool to run the DFT rule checker [4].

1. Select the scan style as shown below. The muxed scan style is the most popular option and it requires a scan enable pin as the mux select and the scan-in and scan-out ports as shown in the Figure 1.

```
set attribute dft scan style muxed scan
```




Figure 1: Muxed scan style [4]

2. To control the testable logic in the design, the test-mode signals are constrained during scan as below.

define dft test mode [-name test signal] -active {low | high}

For instance, to make the muxed clock signal controllable, the input 'TM' is defined as an active high test-mode control signal, so that primary input clock 'clk' is propagated to the flops instead of divided clock as shown in the Figure 2.

define_dft test_mode -active high TM




Figure 2: Controllable muxed clock

3. In the case of clock gating, during scan the 'testmode' signal needs to be active high, so that, 'gclk' is controllable. This ensures 'clk2' is passed to flops 'r2' and 'r3' as shown in the Figure 3.

define dft test mode -active high testmode




Figure 3: Controllable gated clock

- 4. All the test clocks in design need to be specified along with their period and phase relation.
 - define dft test clock -period <>...
- 5. The RTL elaboration will transform RTL to generic logic which may have "don't care" logic which will hinder the DFT rule checker when analyzing the DFT

structure, hence, logic optimization is performed with the following synthesis options.

synthesize -to_generic
synthesize -to mapped

Run DFT Rule Checker

The check verifies the feasibility of scan insertion by identifying uncontrollable clocks and resets. The flops that fail the check will not be part of scan chain and their scannable status can be reported. Also, at this stage, DFT rule violations can be reported.

check_dft_rules
report dft_registers
report dft_violations

Fix DFT Violations

We need to fix the reported DFT clock rule violations and asynchronous set and reset violations in the design. For instance, the reset/set pins of the flops A to D in the Figure 4 are not controllable as the reset is internally generated [4]. These violations can be fixed as shown below by the insertion of the three separate test points as shown in the Figure 5. The signal TM is scan mode signal which is set to the value '1' during scan testing.

define_dft test_mode -name TM1 -active high TM
fix_dft_violations -async_set -async_reset -test_control TM1




Figure 4: Circuit with asynchronous reset violations




Figure 5: Circuit with fixed asynchronous reset violations

In the design, for optimizing the dynamic power, clock gating is auto-inserted by the synthesis tool, and uncontrollable clock gates may lead to the DFT rule violations. The following commands fixes these violations by inserting the appropriate test points as shown in Figures 6 and 7. The signal TM is scan mode signal which is set to the value '1' during scan testing.

define_dft test_mode -name tm -active high TM

fix_dft_violations -clock -test_control tm -test_clock_pin clk2




Figure 6: Circuit with clock gate violation




Figure 7: Circuit with fixed clock gate violation

DFT Configuration and scan structure setup

The details of the scan structure, such as, the number of scan chains, associated test ports, nature of chains and their scan chain lengths are specified [4].

- To set the minimum number of scan chains:
 set_attribute dft_min_number_of_scan_chains integer top_design
- 2. To set the maximum number of scan chains:

 set attribute dft max length of scan chains integer top design
- 3. If the posedge and negedge flops can be mixed in the same scan chains:

- set_attribute dft_mix_clock_edges_in_scan_chains {true | false} top_design
- 4. On defining the scan chains, the DFT engine will connect the scan flops to the specific test in and out ports. If the number of scan chains defined is lower than the global minimum number of chains, then the ports are auto-cretaed to accommodate the other chains.

```
define_dft scan_chain [-name name]-sdi s_in][-sdo s_out][-create_ports]
```

5. The DFT setup and the scan chains can be reported as below:

```
report dft_chains
report dft_setup
```

6. Once the scan configuration is complete, the scan chains can be connected, and the final netlist can be dumped with write hdl command.

```
connect_scan_chains [-auto_create_chains]
```

LOGIC EQUIVALENCE CHECKING

The netlist of the DFT inserted SoC with amber core serves as the revised design and the RTL as the golden model. Conformal has two modes of operation SETUP and LEC, meant for environment setup and running equivalence check respectively [5]. The flow is elaborate below.

Setup phase

The libraries used for the synthesis of the design, the golden design (RTL) and the revised design (Netlist) are read.

```
SETUP> read library -both -liberty $lib_files

SETUP> read design -verilog ... -golden

SETUP> read design -verilog ... -revised
```

After the libraries and the designs are read, we need to write the design constraints to exclude macro blocks such as RAM, analog modules etc, and constrain input ports or internal nets [6].

- 1. Black boxing a macro is common, and though the internal logic is not analyzed the connections to the black box are still verified. This step is crucial because input pins of the black box are compare points, but the outputs of the black box are fanins to the next logic cones.
 - Command to black box before reading design:
 SETUP> ADD NOTRANSLATE MODULE
 - Command to black box unresolved modules with no RTL or library definition:
 SETUP> SET UNDEFINED CELL -black box
 - Command to black box after reading the design, useful in hierarchical comparison:

SETUP> ADD BLACK BOX

Pin Constraints: The test signals added during DFT insertion need to be constrained
to make the RTL and netlist equivalent, since the RTL will not have scan logic or
synthesis inserted clock gates as shown in Figure 8.

SETUP> add pin constraints 0 SCAN EN-revised




Figure 8: Pin constraints

The synthesis tool performs logic optimization by constant propagation. The command *SET FLATTEN MODEL* specifies conditions for circuit flattening.

1. For instance, to convert a flop or latch (D-pin is set to 0/1) to 0/1 use SETUP> set flatten model -seq_constant




Figure 9: Flattening model for constant propagation

- 2. Also, the uninitialized flops such as those which feed themselves are assumed 'x'; we need to set the flatting model to take care of such cases.

 SETUP> set flatten model -seq_constant x to 0
- 3. The clock gating introduced by the synthesis tool for dynamic power optimization may cause problems while performing equivalence check. This can be resolved by setting appropriate analysis options which remodel the revised model clock gates to golden model flop data pin muxing logic, as shown in the Figure 10.

SETUP> set flatten model -gated clock




Figure 10: Flattening model for clock gate analysis

LEC phase

After the SETUP phase is complete, LEC Mode is entered with the command 'SET SYSTEM MODE LEC', upon which the key points are auto-mapped with name-first default mapping method in which signals with same names are mapped in the golden and revised designs. Conformal can compare all mapped points [5, 6]. The comparison indicates if any point is non-equivalent. Compared points are primary outputs, flip-flops, latches and black boxes. The compare points can also be manually mapped and then compared to obtain the results.

LEC > *add mapped points*

LEC > *add compare points -all*

LEC > compare

RESULTS

The DFT insertion is performed during the synthesis of the SoC with amber core in RC [9]. The Synopsys Design Constraints (SDC) [7, 8] and the Tcl synthesis script are given in the Appendix A and B.

The design has four mixed clock edge, muxed-style scan chains of length 685 with four test input and output ports, 'test_si[3:0]' and 'test_so[3:0]' respectively. The test-mode pin 'scan_mode' and scan clock gate enable pin 'scan_cg_en' help fix the DFT rule violations. The scan chains have one scan clock 'scan_clk' and a scan shift enable 'scan_enable' to support struck at fault testing.

The logic equivalence check is performed in Cadence Conformal LEC with the script in the Appendix C. The golden and revised models are proven to be equivalent by choosing appropriate black boxing, pin constraints and analysis options. Figure 11 shows the results of LEC.

Compared points PO DFF BBOX Total
Equivalent 59 5759 17 5835
Compare results of instance/output/pin equivalences and/or sequential merge
Compared points DFF Total
Equivalent 75 75
Num of compare points = 5835 Num of diff points = 0 Num of abort points = 0 Num of unknown points = 0

Figure 11: Formal equivalence check result

Chapter 3: Formal Verification of configurable arbiter with APB slave

Introduction

Formal verification is the collection of techniques which use static analysis based on mathematical transformations to check the correctness of hardware, as opposed to dynamic verification such as simulation. It mathematically proves the correctness of a design with respect to a mathematical formal specification.

Many problems can be attacked using decision methods with limited human intervention, such as Boolean equivalence checking, temporal logic model checking and Symbolic trajectory evaluation [10]. This probably accounts for the relative success of formal verification in hardware.

Formal verification is potentially very fast because it does not have to evaluate every possible state to demonstrate that a given piece of logic meets a set of properties under all conditions. In this section, the RTL for the configurable arbiter with an APB slave is developed, and is verified formally by writing assumptions, assertions and cover properties for a design under test. The formal verification tool to be used is Cadence Jaspergold.

DUT DESIGN DESCRIPTION

The Design Under Test (DUT) is a 4-way arbiter with an APB slave interface. As depicted in the architecture section, the module arbiter_top instantiates apb_slave and arbiter. The APB slave interface provides registers for debug and configuration of the arbiter which implements different arbitration schemes.

APB slave interface

The APB is part of the AMBA 3 protocol family [11]. It provides a low-cost interface that is optimized for minimal power consumption and reduced interface complexity. All signal transitions are only related to the rising edge of the clock to enable the integration of APB peripherals easily into any design flow.

Write transfer

Figure 12 shows a basic write transfer with no wait states [11]. The write transfer starts with the address, write data, write signal and select signal all changing after the rising edge of the clock. The first clock cycle of the transfer is called the Setup phase. After the following clock edge, the enable signal is asserted, PENABLE, and this indicates that the Access phase is taking place. The address, data and control signals all remain valid throughout the Access phase. The transfer completes at the end of this cycle. The enable signal, PENABLE, is deasserted at the end of the transfer. The select signal, PSEL, also goes LOW.




Figure 12: APB write transfer [11]

Read transfer

Figure 13 shows a read transfer. The timing of the address, write, select, and enable signals are as described in Write transfers [11]. The slave must provide the data before the end of the read transfer.




Figure 13: APB read transfer [11]

APB register description

The APB registers are presented as the output ports 'APB_BYPASS', 'APB_REQ[3:0]' and 'APB_ARB_TYPE[2:0]' of the top module 'arbiter_top'. Hence, the register write value (PWDATA) must be reflected at the corresponding output port after the write operation is complete. Also, after the read operation is complete, any register read value (PRDATA) must be same as the value on the corresponding port.

APB bypass register

Register Address: 8'h10

7	6	5	4	3	2	1	0
			Reserved				APB_BYPASS

Bit	Field	Description
7:1	Reserved	-
0	APB_BYPASS	Selects which request is fed to the arbiter. When 0: REQ When 1: APB_REQ Reset value: 1'b0 Legal values: 1'b0 or 1'b1

Table 1: APB bypass register details

APB request register

Register Address: 8'h14

7	6	5	4	3	2	1	0
Reserved					APB	REQ	

Bit	Field	Description
7:4	Reserved	-
3:0	APB_REQ	When APB_BYPASS =1, APB_REQ is chosen as the request input to the arbiter. Reset value: 4'b0000 Legal values: Range 4'b0000 to 4'b1111

Table 2: APB request register details

APB arbitration type register

Register Address: 8'h1C

7	6	5	4	3	2	1	0
Reserved					AP	B_ARB_T	YPE

Bit	Field	Description
7:3	Reserved	-
2:0	APB ARB TYPE	Selects the type of arbitration scheme.
		3'b000: Priority 'P0': req[0] > req[1] > req[2] > req[3]
		3'b001: Priority 'P1': req[1] > req[0] > req[2] > req[3]
		3'b010: Priority 'P2': req[2] > req[0] > req[1] > req[3]
		3'b011: Priority 'P3': req[3] > req[0] > req[1] > req[2]
		3'b100: Priority 'Prr': Round robin arbitration scheme
		3'b101: Priority 'Prand': Random arbitration scheme
		3'b110 and 3'b111: Invalid
		Reset value: 3'b100
		Legal values: Range 3'b000 to 3'b111

Table 3: APB arbitration type register details

Arbiter

The arbiter module receives the requests and issues the grants in the next clock cycle. It has six arbitration schemes which can be configured by APB_ARB_TYPE as shown the section APB arbitration type register. Following is the detailed description.

1. Four fixed priority arbitration schemes

P0:
$$req[0] > req[1] > req[2] > req[3]$$

P1:
$$req[1] > req[0] > req[2] > req[3]$$

P2:
$$req[2] > req[0] > req[1] > req[3]$$

P3:
$$req[3] > req[0] > req[1] > req[2]$$

2. Round robin arbitration scheme: Prr

The scheduling is round robin, where the grants are given in a round robin manner (0-1-2-3-0...) when there is a contention. The order of grants will always follow a round robin cycle and can skip ports in round robin order (only if they are not requesting) to grant a port which is requesting. Consider a case where in cycle i, Port 1 was granted. Then, in cycle i+1, Port 2 will be granted if Port 2 requests (independent of any other port requesting). However, if Port 2 is not requesting, then the arbiter will look at Port 3 (and grant it if it requests) and so on continue to Port 0 and then Port 1.

3. Random arbitration scheme: Prand

The grant is issued on a random basis. This is achieved by prioritizing the requests depending on the current value of the state of the PN sequence generator. The PN sequence {\$1,\$2,\$3} is shown in the Table 4.

Clock	S1	S2	S3
0	1	0	0
1	1	1	0
2	1	1	1
3	0	1	1
4	1	0	1
5	5 0		0
6	0	0	1
7 1		0	0

Table 4: Pseudorandom sequence

DUT PORT DESCRIPTION

Signal	Direction	Width	Description
PCLK	IN	1	Clock. The rising edge of PCLK times all transfers on the APB.
PRESETn	IN	1	Reset. The APB asynchronous reset signal is active LOW.
PADDR	IN	8	Address. This is the APB address bus.
PSEL	IN	1	Select. The APB bridge unit generates this signal to each peripheral bus slave. It indicates that the slave device is selected and that a data transfer is required. There is a PSEL signal for each slave.
PENABLE	IN	1	Enable. This signal indicates the second and subsequent cycles of an APB transfer.
PWRITE	IN	1	Direction. This signal indicates an APB write access when HIGH and an APB read access when LOW.
PWDATA	IN	8	Write data. This bus is driven by the peripheral bus bridge unit during write cycles when PWRITE is HIGH.
PREADY	OUT	1	Ready. The slave uses this signal to extend an APB transfer.
PRDATA	OUT	8	Read Data. The selected slave drives this bus during read cycles when PWRITE is LOW.

Table 5 continued.					
APB_BYPAS S	OUT	1	APB register output. Selects which request is fed to the arbiter. When 0: REQ When 1: APB REQ		
APB_REQ	OUT	4	APB register output. When APB_BYPASS =1, APB_REQ is chosen as the request input to the arbiter.		
APB_ARB_T YPE	OUT	3	APB register output. Selects the type of arbitration scheme. 3'b000: P0: req[0] > req[1] > req[2] > req[3] 3'b001: P1: req[1] > req[0] > req[2] > req[3] 3'b010: P2: req[2] > req[0] > req[1] > req[3] 3'b011: P3: req[3] > req[0] > req[1] > req[2] 3'b100: Prr: Round robin arbitration scheme 3'b101: Prand: Random arbitration scheme 3'b101 and 3'b111: Invalid		
REQ	IN	4	Request port. When APB_BYPASS =0, REQ is chosen as the request input to the arbiter.		
GNT	OUT	4	Grant port.		

Table 5: Arbiter DUT port description

DUT ARCHITECTURE




Figure 14: Arbiter DUT microarchitecture

PROPERTIES

The DUT is verified with set of assertions, assumptions and coverage properties [12, 13, 14]. Assertions will be written as properties to the check for correctness of the system behavior. An "Assume" statement specifies a property as an assumption for the verification environment. To ensure functional coverage, certain cover properties must be written for the design.

APB interface properties

Assumptions

- 1. APB read/write are single transfers and are padded with IDLE phase, that is, once initiated they are always completed with the following sequence only: IDLE (PSEL =0 & PENABLE =0) => PHASE1 (PSEL=1 & PENABLE =0) => PHASE2 (PSEL=1 & PENABLE =1) => IDLE (PSEL =0 & PENABLE =0).
- 2. PADDR, PWDATA and PWRITE are stable and defined during the transfers.
- 3. PADDR must take only the legal address values given in the APB register description.
- 4. For a given PADDR, PWDATA can only take legal write values as given in the APB register description. For instance, if PADDR = 8'h10, PWDATA can only be 8'h00 or 8'h01.

Assertions

- 1. Check if APB write operation is correct for all registers.
- 2. Check if APB read operation is correct for all registers.
- 3. Check if reset values of the registers are correct.

Coverage

- 1. APB read operation happens at least once.
- 2. APB write operation happens at least once.

Arbiter properties

Assumptions

Input requests on any port should be held high until they are granted. The arbiter does not keep a history of requests. For correct operation, a port should make a request and then keep it high till it has been granted.

Assertions

- 1. All grants are mutually exclusive, and a grant is not issued unless the request is asserted. These are safety properties to ensure that no two grants are given in the same cycle.
- 2. Check for priority order for scheme P0, P1, P2 and P3.
- 3. For priority schemes Prr and Prand, check for liveness properties to ensure that no port is starved for a grant. That is, for these arbitration schemes, every request should be granted within 5 and 8 clock cycles respectively.

Coverage

- 1. Each request to go high at least once.
- 2. All schemes are covered.

RESULTS

The RTL for Arbiter with APB slave is developed in Verilog HDL. The DUT is formally verified by writing SystemVerilog properties from the previous section. The design properties listed in Appendix D. For the specified properties, the results of the verification prove the correctness of the design as shown in the Table 6 and Figure 15. The

formal verification has been performed with Cadence Jaspergold [15] with the help of its visualization tools [16].

Property name	Result	Bound
arbiter_top.u_arbiter.u_arb_props.a_gnt_onehot	proven	Infinite
arbiter top.u arbiter.u arb props.assert pri 0 gnt0	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.assert_pri_0_gnt1	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.assert_pri_0_gnt2	proven	Infinite
arbiter top.u arbiter.u arb props.assert pri 0 gnt3	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.assert_pri_1_gnt0	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.assert_pri_1_gnt1	proven	Infinite
arbiter top.u arbiter.u arb props.assert pri 1 gnt2	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.assert_pri_1_gnt3	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.assert_pri_2_gnt0	proven	Infinite
arbiter top.u arbiter.u arb props.assert pri 2 gnt1	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.assert_pri_2_gnt2	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.assert_pri_2_gnt3	proven	Infinite
arbiter top.u arbiter.u arb props.assert pri 3 gnt0	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.assert_pri_3_gnt1	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.assert_pri_3_gnt2	proven	Infinite
arbiter top.u arbiter.u arb props.assert pri 3 gnt3	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.gen[0].assert_gnt_within5_req_rr	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.gen[0].assert_gnt_within5_req_rand	proven	Infinite
arbiter top.u arbiter.u arb props.gen[0].assert no req no gnt	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.gen[0].cover_req	covered	1

Table 6 continued.		
arbiter top.u arbiter.u arb props.gen[0].cover_gnt	covered	2
arbiter top.u arbiter.u arb props.gen[1].assert gnt within5 req rr	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.gen[1].assert_gnt_within5_req_rand	proven	Infinite
arbiter top.u arbiter.u arb props.gen[1].assert no req no gnt	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.gen[1].cover_req	covered	1
arbiter_top.u_arbiter.u_arb_props.gen[1].cover_gnt	covered	2
arbiter top.u arbiter.u arb props.gen[2].assert gnt within5 req rr	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.gen[2].assert_gnt_within5_req_rand	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.gen[2].assert_no_req_no_gnt	proven	Infinite
arbiter top.u arbiter.u arb props.gen[2].cover req	covered	1
arbiter_top.u_arbiter.u_arb_props.gen[2].cover_gnt	covered	2
arbiter_top.u_arbiter.u_arb_props.gen[3].assert_gnt_within5_req_rr	proven	Infinite
arbiter top.u arbiter.u arb props.gen[3].assert gnt within5 req rand	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.gen[3].assert_no_req_no_gnt	proven	Infinite
arbiter_top.u_arbiter.u_arb_props.gen[3].cover_req	covered	1
arbiter top.u arbiter.u arb props.gen[3].cover gnt	covered	2
arbiter_top.u_apb_props.assert_APB_BYPASS_REG_VALID	proven	Infinite
arbiter_top.u_apb_props.assert_APB_REQ_REG_VALID	proven	Infinite
arbiter top.u apb props.assert APB BYPASS WR chk	proven	Infinite
arbiter_top.u_apb_props.assert_APB_REQ_WR_chk	proven	Infinite
arbiter_top.u_apb_props.assert_APB_ARB_TYPE_WR_chk	proven	Infinite
arbiter top.u apb props.assert APB BYPASS RD chk	proven	Infinite
arbiter_top.u_apb_props.assert_APB_REQ_RD_chk	proven	Infinite

Table 6 continued.		
arbiter top.u apb props.assert APB ARB TYPE RD chk	proven	Infinite
arbiter_top.u_apb_props.assert_BYPASS_reset_chk	proven	Infinite
arbiter_top.u_apb_props.assert_REQ_reset_chk	proven	Infinite
arbiter top.u apb props.assert ARB TYPE reset chk	proven	Infinite
arbiter_top.u_apb_props.cover_APB_BYPASS	covered	3
arbiter_top.u_apb_props.cover_APB_WRITE	covered	2
arbiter_top.u_apb_props.cover_APB_READ	covered	2

Table 6: Formal Verification result for Arbiter with APB salve

SUMMARY

Properties Considered: 102

assertions : 41

- proven : 41 (100%)

- marked_proven: 0 (0%)

- $ar_cex : 0 (0\%)$

- undetermined : 0 (0%)

- unprocessed : 0 (0%) - error : 0 (0%)

- error : 0 (0% covers : 61

- unreachable : 0 (0%)

- covered : 61 (100%)

- ar_covered : 0 (0%)

- undetermined : 0 (0%)

- unprocessed : 0 (0%)

- error : 0 (0%)

Figure 15: Formal verification result for Arbiter with APB slave

Chapter 4: Design and Verification of x86 Execution unit

Introduction

This chapter describes the design and verification of an implementation of an x86 execution stage. The last chapter discussed the formal verification of the arbiter with APB slave by writing SystemVerilog properties as per the design specification document. Hence, the verification is as exhaustive as the properties. In this chapter, we will formally verify the DUT by writing a reference behavioral model of the design similar to the scoreboard used in UVM and writing simple assertions to check for the equivalence between the model and the DUT outputs.

Contrary to Universal Verification methodology or UVM, formal verification does not require a verification environment [17]. To perform this verification task, UVM environment will need a sequencer, driver, monitor and scoreboard. Also, robust verification will need exhaustive coverage properties. In formal verification we can completely verify the DUT by simple assertions comparing its outputs with the reference model.

Such verification technique can be exploited for the DUTs such as execution units, decoders, floating point processors, DSP engines etc. for which it is simple to develop a scoreboard. For such DUTs, it is cumbersome to write a long list of properties for each operation mode required by conventional formal verification. Also, in our approach, we have additional advantage if the reference model and the DUT are designed by different designers or they are designed using different implementation styles (Structural DUT vs Behavioral scoreboard like in our case).

PROCESSOR OVERVIEW

The Intel Arhitecture, IA-32, is a CISC architecture [18]. Any task running on IA-32 has 32-bit address space. The following resources make up the basic execution environment for an IA-32 processor [20].

Stack

The stack is located in the memory to support procedure or subroutine calls and the passing of parameters between them. Also, stack management resources are included in the execution environment.

Basic program execution registers

The eight general-purpose registers, the six segment registers, the EFLAGS register, and the EIP (instruction pointer) register comprise a basic execution environment [19]. As shown in Figure 16, these registers can be grouped as follows.

General-purpose registers

The eight 32-bit general-purpose registers EAX, EBX, ECX, EDX, ESI, EDI, EBP, and ESP are provided for holding the following items:

- 1. EAX—Accumulator for operands and results data.
- 2. EBX—Pointer to data in the DS segment.
- 3. ECX—Counter for string and loop operations.
- 4. EDX—I/O pointer.
- 5. ESI—Pointer to data in the segment pointed to by the DS register; source pointer for string operations.
- 6. EDI—Pointer to data (or destination) in the segment pointed to by the ES register; destination pointer for string operations.

- 7. ESP—Stack pointer (in the SS segment).
- 8. EBP—Pointer to data on the stack (in the SS segment).




Figure 16: IA-32 programming model [18]

As shown in figure above, the lower 16 bits of the general-purpose registers map directly to the register set found in the 8086 and Intel 286 processors and can be referenced with the names AX, BX, CX, DX, BP, SP, SI, and DI. Each of the lower two bytes of the

EAX, EBX, ECX, and EDX registers can be referenced by the names AH, BH, CH, and DH (high bytes) and AL, BL, CL, and DL (low bytes).

Segment registers

The segment registers (CS, DS, SS, ES, FS, and GS) hold 16-bit segment selectors. A segment selector is a special pointer that identifies a segment in memory. To access a particular segment in memory, the segment selector for that segment must be present in the appropriate segment register.

EFLAGS (program status and control) register

The EFLAGS register report on the status of the program being executed. The status flags (bits 0, 2, 4, 6, 7, and 11) of the EFLAGS register indicate the results of arithmetic instructions, such as the ADD, SUB, INC, DEC, CMP etc. instructions. The functions of the status flags are as follows [18].

- 1. CF (bit 0) Carry flag: Set if an arithmetic operation generates a carry or a borrow out of the most-significant bit of the result; cleared otherwise. This flag indicates an overflow condition for unsigned-integer arithmetic. It is also used in multiple-precision arithmetic.
- 2. PF (bit 2) Parity flag: Set if the least-significant byte of the result contains an even number of 1 bits; cleared otherwise.
- 3. AF (bit 4) Adjust flag. Set if an arithmetic operation generates a carry or a borrow out of bit 3 of the result; cleared otherwise. This flag is used in binary coded decimal (BCD) arithmetic.
- 4. ZF (bit 6) Zero flag: Set if the result is zero; cleared otherwise.

- 5. SF (bit 7) Sign flag: Set equal to the most-significant bit of the result, which is the sign bit of a signed integer. (0 indicates a positive value and 1 indicates a negative value.)
- 6. OF (bit 11) Overflow flag: Set if the integer result is too large a positive number or too small a negative number (excluding the sign-bit) to fit in the destination operand; cleared otherwise. This flag indicates an overflow condition for signed-integer (two's complement) arithmetic.
- 7. DF (bit 10) Direction flag: Controls the string instructions. Setting the DF flag causes the string instructions to auto-decrement. Clearing the DF flag causes the string instructions to auto-increment. The STD and CLD instructions set and clear the DF flag, respectively.

EIP (instruction pointer) register

The EIP register contains a 32-bit pointer to the next instruction to be executed. The instruction pointer (EIP) register contains the offset in the current code segment for the next instruction to be executed.

MMX registers

The eight MMX registers support execution of single-instruction, multiple-data (SIMD) operations on 64-bit packed byte, word, and doubleword integers.

EXECUTION STAGE ARCHITECTURE

The x86 execution unit supports several operations listed in the Table 7. It is implemented in structural Verilog using accurate timing models provided by Cascade Design Automation Corporation. The execution stage functionality is split among three ALUs as shown in the Figures 17, 18 and 19. The first is dedicated for Single Instruction

Single Data (SISD) instructions such as ADD, AND, OR etc. The second performs supporting operations such as pointer increment or decrement for PUSH, POP etc. The last ALU is dedicated for Single Instruction Multiple Data (SIMD) instructions such as PADDD, PSHUFW etc. Structural Verilog is chosen as implementation style to have great degree of control over the critical path design. For instance, in the second ALU, the operation ESP_INC_IMM is in last stage of muxing as it adds 3 operands ESP, imm8 and data size while the operation ESP_INC or ESP_DEC occur in the early stage of muxing as they just add two operands ESP and data size.

The design of the ALUs is performance driven. The 2-operand adders used are conditional sum adders and the 3-operand adders used are Wallace tree adders as these are the fastest adders [21].




Figure 17: x86 Execute stage ALU 1 architecture




Figure 18: x86 Execute stage ALU 2 architecture




Figure 19: x86 Execute stage ALU 3 architecture

ALLIanada	Supported Instruction	Operation				
ALU opcode	Supported Instruction	Operation				
ALU1						
OR8	OR AL,imm8	RES ← SR1 OR SR2;				
OR16	OR AX,imm16					
OR32	OR EAX,imm32	FLAGS: The OF and CF flags are cleared;				
	OR r/m16,r16	the SF, ZF, and PF flags are set according to				
	OR r/m32,r32	the result. The state of the AF flag is				
	OR r/m8,r8	undefined.				
	OR r16,r/m16					
	OR r32,r/m32					
AND8	OR r8,r/m8	DEC . CD1 AND CD2.				
AND16	AND AL,imm8 AND AX,imm16	RES ← SR1 AND SR2;				
AND32	AND EAX,imm32	FLAGS: The OF and CF flags are cleared;				
1111052	AND r/m16,r16	the SF, ZF, and PF flags are set according to				
	AND r/m32,r32	the result. The state of the AF flag is				
	AND r/m8,r8	undefined.				
	AND r16,r/m16					
	AND r32,r/m32					
	AND r8,r/m8					
SAL8	SAL r/m16,1	DEST ← SR1;				
SAL16	SAL r/m32,1	$COUNT \leftarrow SR2;$				
SAL32	SAL r/m16,CL	tempCOUNT ← (COUNT AND 1FH);				
	SAL r/m32,CL	WHILE (tempCOUNT \neq 0)				
	SAL r/m16,imm8	DO				
	SAL r/m32,imm8 SAL r/m8,1	CF ← MSB(DEST); DEST ← DEST * 2;				
	SAL r/m8,CL	tempCOUNT \leftarrow tempCOUNT -1 ;				
	SAL r/m8,imm8	OD;				
		FLAGS: (* Determine overflow for the				
		various instructions *)				
		IF (COUNT and 1FH) = 1				
		$OF \leftarrow MSB(DEST) XOR CF;$				
		ELSE IF (COUNT AND 1FH) = 0				
		All flags remain unchanged;				
		ELSE (* COUNT neither 1 or 0 *)				
		OF ← undefined;				
		FI; RES ← DEST;				
		KES — DEST,				
	1					

Table 7 continued	d.	
SAR8	SAR r/m16,1	DEST ← SR1;
SAR16	SAR r/m32,1	COUNT ← SR2;
SAR32	SAR r/m16,CL	$tempCOUNT \leftarrow (COUNT AND 1FH);$
	SAR r/m32,CL	WHILE (tempCOUNT \neq 0)
	SAR r/m16,imm8	DO
	SAR r/m32,imm8	$CF \leftarrow LSB(DEST);$
	SAR r/m8,1	$DEST \leftarrow DEST / 2$ (*Signed divide,
	SAR r/m8,CL	rounding toward negative infinity*);
	SAR r/m8,imm8	tempCOUNT ← tempCOUNT – 1;
	57 11 1/1110,11111110	OD;
		FLAGS: (* Determine overflow for the
		various instructions *)
		IF (COUNT and 1FH) = 1
		THEN
		$OF \leftarrow 0;$
		FI;
		ELSE IF (COUNT AND 1FH) = 0
		THEN
		All flags remain unchanged;
		ELSE (* COUNT neither 1 or 0 *)
		OF ← undefined;
		FI;
		$RES \leftarrow DEST;$
PASS SR1	MOV, POP, PUSH,	$RES \leftarrow DEST,$ $RES \leftarrow SR1$
TASS_SKI	XCHG, CMOVC,	KES — SKI
	CALL, JMP	
PASS SR2	MOV, POP, PUSH,	RES ← SR2
rASS_SK2	XCHG, CMOVC,	KES ← SKZ
	1	
DACC CD1 TO	CALL, JMP	FLAGS = SR1
PASS_SR1_TO	IRET	TLAUS - SKI
EFLAGS NOT8	NOT n/m16	DEC / NOT CD1.
	NOT r/m16	RES ← NOT SR1;
NOT16 NOT32	NOT r/m ²	
	NOT r/m8 INC r/m16	DEC / CD1 ± 1.
INC8		$RES \leftarrow SR1 + 1;$
INC16	INC r/m32	
INC32	INC r/m8	
	INC r16	
	INC r32	

Table 7 continued	d.	
ADD8	ADD AL,imm8	Operation
ADD16	ADD AX,imm16	$RES \leftarrow SR1 + SR2;$
ADD32	ADD EAX,imm32	·
	ADD r/m16,imm16	FLAGS: The OF, SF, ZF, AF, CF, and PF
	ADD r/m32,imm32	flags are set according to the result.
	ADD r/m16,imm8	
	ADD r/m32,imm8	
	ADD r/m16,r16	
	ADD r/m32,r32	
	ADD r/m8,imm8	
	ADD r/m8,r8	
	ADD r16,r/m16	
	ADD r32,r/m32	
	ADD r8,r/m8	
CMPS_PTR_C	CMPS m16,m16	$SR1 \leftarrow (E)SI$
HANGE_SR1	CMPS m32,m32	IF (byte comparison)
	CMPS m8,m8	THEN IF $DF = 0$
		THEN
		$(E)SI \leftarrow (E)SI + 1;$
		ELSE
		$(E)SI \leftarrow (E)SI - 1;$
		FI;
		ELSE IF (word comparison)
		THEN IF $DF = 0$
		$(E)SI \leftarrow (E)SI + 2;$
		ELSE
		$(E)SI \leftarrow (E)SI - 2;$
		FI;
		ELSE (* doubleword comparison*)
		THEN IF $DF = 0$
		$(E)SI \leftarrow (E)SI + 4;$
		ELSE
		$(E)SI \leftarrow (E)SI - 4;$
		FI;
		FI;
		$RES \leftarrow (E)SI$
CMP_PASS_S	CMPXCHG r/m16,r16	Compare (EAX,AX or AL) with SR1
R1_8	CMPXCHG r/m32,r32	(r/m32, r/m16 or r/m8).
CMP_PASS_S	CMPXCHG r/m8,r8	
R1_16		Set FLAGS based on this compare.
CMP_PASS_S		
R1_32		Pass SR1 to RES.

Table 7 continued	1.	
DAA	DAA	$old_AL \leftarrow AL;$
		old_CF \leftarrow CF;
		$CF \leftarrow 0;$
		IF (((AL AND 0FH) > 9) OR AF = 1)
		THEN
		$AL \leftarrow AL + 6;$
		$CF \leftarrow old_CF \ OR \ (Carry \ from \ AL \leftarrow AL + $
		6);
		$AF \leftarrow 1;$
		ELSE
		$AF \leftarrow 0;$
		FI;
		$ IF ((old_AL > 99H) OR (old_CF = 1)) $
		THEN
		$AL \leftarrow AL + 60H;$
		$CF \leftarrow 1;$
		ELSE
		$CF \leftarrow 0;$
		FI;
		RES ←AL;
7 . 66 . 67 .		LU2
PASS_SR1	XCHG	RES ←SR1;
PASS_SR2	CMPXCHG	RES ←SR2;
CMPS_PTR_C		$SR2 \leftarrow (E)DI$
HANGE_SR2		IF (byte comparison)
		THEN IF DF = 0 THEN
		$(E)DI \leftarrow (E)DI + 1;$ $ELGE(E)DI \rightarrow (E)DI \rightarrow 1$
		ELSE (E)DI \leftarrow (E)DI – 1; FI;
		ELSE IF (word comparison)
		THEN IF DF = 0
		$(E)DI \leftarrow (E)DI + 2;$
		ELSE
		$(E)DI \leftarrow (E)DI - 2;$
		FI;
		ELSE (* doubleword comparison*) THEN IF DF = 0
		$(E)DI \leftarrow (E)DI + 4;$
		(E)D1 ← (E)D1 + 4, ELSE
		$(E)DI \leftarrow (E)DI - 4;$
		(E)DI ← (E)DI – 4; FI;
		FI;
		$\begin{array}{c} \text{FI;} \\ \text{RES} \leftarrow \text{(E)DI} \end{array}$
		$\text{KES} \leftarrow (\text{E}) \text{DI}$

Table 7 continued	1.	
ESP_DEC	CALL, PUSH	IF StackAddrSize = 32
_		THEN
		IF OperandSize = 32
		THEN
		$ESP \leftarrow ESP - 4;$
		ELSE (* OperandSize = 16*)
		$ESP \leftarrow ESP - 2;$
		FI;
		ELSE (* StackAddrSize = 16*)
		IF OperandSize = 16
		THEN
		$SP \leftarrow SP - 2;$
		ELSE (* OperandSize = 32*)
		$SP \leftarrow SP - 4;$
		FI;
		FI;
		$RES \leftarrow (E)SP$
ESP INC	POP, RET	IF StackAddrSize = 32
	101,121	THEN
		IF OperandSize = 32
		THEN
		$ESP \leftarrow ESP + 4;$
		ELSE (* OperandSize = 16*)
		$ESP \leftarrow ESP + 2;$
		FI;
		ELSE (* StackAddrSize = 16*)
		IF OperandSize = 16
		THEN
		$SP \leftarrow SP + 2;$
		ELSE (* OperandSize = 32 *)
		$SP \leftarrow SP + 4;$
		FI;
		FI;
		$RES \leftarrow (E)SP$
ESP INC IMM	RET imm16	THEN IF StackAddressSize=32
		THEN IT StackAddressSize=32
		$ESP \leftarrow ESP + SR2;$
		ELSE (* StackAddressSize=16 *)
		$SP \leftarrow SP + SR2;$
		Sr ← Sr + SR2, FI;
		$RES \leftarrow (E)SP$
		(E) \leftarrow (E) SI

Table 7 continue	ed.					
	ALU3					
PADDD	PADDD mm,	$RES[310] \leftarrow mm1[310] + mm2[310];$				
	mm/m64	$RES[6332] \leftarrow mm1[6332] +$				
		mm2[6332];				
PADDSW	PADDSW mm,	RES[150] ←				
	mm/m64	SaturateToSignedWord(mm1[150] +				
		mm2[150]);				
		* repeat operation for 2nd and 7th words *;				
		RES[6348] ←				
		SaturateToSignedWord(mm1[6348] +				
		mm2[6348]);				
PADDW	PADDW mm,	$RES[150] \leftarrow mm1[150] + mm2[150];$				
	mm/m64	* repeat add operation for 2nd and 3th word				
		*,				
		$RES[6348] \leftarrow mm1[6348] +$				
		mm2[6348];				
PSHUFW	PSHUFHW xmm1,	Shuffle the words in mm2/m64 based on the				
	xmm2/m128, imm8	encoding in imm8 and store the result in				
		mm1.				
		SRC ← mm1;				
		$ORDER \leftarrow SR2;$				
		$ RES[15-0] \leftarrow (SRC >> (ORDER[1-0] * 16)$				
)[15-0]				
		$ RES[31-16] \leftarrow (SRC >> (ORDER[3-2] *$				
		16))[15-0] RES[47-32] \leftarrow (SRC >> (ORDER[5-4] *				
		$ RES[47-52] \leftarrow (SRC >> (ORDER[5-4] * 16))[15-0]$				
		$ RES[63-48] \leftarrow (SRC >> (ORDER[7-6] *)$				
		16))[15-0]				
PASS MM1	CALL, RET	$RES \leftarrow mm1;$				
PASS MM2	MOVQ	RES ← mm2;				
ECX DEC	CMPS m16,m16	IF AddressSize = 16				
	CMPS m32,m32	THEN				
	CMPS m8,m8	use CX for CountReg;				
	<u> </u>	ELSE (* AddressSize = 32 *)				
		use ECX for CountReg;				
		FI;				
		$CountReg \leftarrow CountReg - 1;$				
		RES ← CountReg;				

Table 7: x86 Execution stage functionality [19]

RESULTS

This verification methodology exploits the strengths of both UVM and formal verification. We are not restricted by the constraint that verification is as good as the set of properties we write in formal. Also, we need not worry about the coverage like in UVM, where it is not possible to cover all the test patterns via random test pattern generation. The reference model is developed for the x86 execution stage and equality check assertions are written to check the DUT outputs against that of reference model. The DUT is completely verified and the results are tabulated in Table 8. The formal verification has been performed with Cadence Jaspergold [15] with the help of its visualization tools [16].

Property name	Result	Bound
alul top.u alul props.assert alu resl chk	proven	Infinite
alu1 top.u alu1 props.assert alu1 flags chk	proven	Infinite
alu1 top.u alu1 props.assert cmps flags chk	proven	Infinite
alul top.u alul props.assert df val ex chk	proven	Infinite
alul top.u alul props.assert ld flag cf chk	proven	Infinite
alu1_top.u alu1_props.assert ld flag pf chk	proven	Infinite
alul top.u alul props.assert ld flag af chk	proven	Infinite
alul top.u alul props.assert ld flag zf chk	proven	Infinite
alul top.u alul props.assert ld flag sf chk	proven	Infinite
alu2 top.u alu2 props.assert alu res2 chk	proven	Infinite
alu3_top.u_alu3_props.assert_alu_res3_chk	proven	Infinite

Table 8: x86 execution unit formal verification result

The major bugs found are listed below. The design bugs are in corner cases which are hard to debug with simulation-based verification methods like UVM when the functionality is as diverse as the processor execution unit.

- In opcode SAL8,16 & 32, the OF flags was assigned LSB of SR1 when the shift amount SR2 was zero or one. The bug is fixed to keep OF flag unchanged when SR2 is zero.
- 2. In DAA operation, the value of AF must go to zero after the end of the operation, but its value was being retained when AL[3:0] < 9.
- 3. In the case of stack instructions PUSH or POP, the ESP_DEC operation added 16'FFFF to ESP register instead of 32'FFFF_FFFF, which produced an incorrect value in the upper 16 bits of the ALU result.
- 4. AF must be the carry of the first nibble in add operation and borrow of the first nibble in case of a compare operation. The latter was setting AF flag incorrectly as a carry instead of a borrow.

Chapter 5: Identification of critical registers

Introduction

This chapter is in support of the thesis "Automatic generation of coverage directives targeting signal relationships by statically analyzing RTL" [22], which focuses on writing SystemVerilog cover properties by analyzing RTL written in Verilog HDL. The coverage problem has been an issue in simulation-based verification. The coverage properties are required to track the progress and justify completeness design verification. The approach [22] discusses statically analyzing the RTL and automatically generating coverage properties which target the ambiguity in signal relationships derived from the RTL, avoiding state-explosion and focus on the control flow of the design. These SystemVerilog properties can be integrated with any simulator to provide coverage goals. However, it can be argued that all possible properties may turn out to be a huge number, therefore this chapter discusses on how to identify the critical flops in the design as a subset of all the registers which may have the most effect on the control flow of a module.

In the design, certain flops store the history of the module, that is, their value depends directly on their previous value where as for other flops, their value is freshly computed each clock cycle. We can refer the latter as data registers and the former as state registers. It is possible that data registers can depend on history of the module, but the relation indirect and is through the state registers. The criticality 'C' will be the value associated with each register in the design based on several criteria discussed further. The value 'C' of the state registers outweighs that of data registers, that is, state registers will be associated with greater 'C' value.

Also, identifying critical design flops has applications in fault tolerance. Alpha particle-induced soft errors, or simply soft errors, refer to transient errors in device caused

by alpha particles emitted by traces of radioactive elements such as thorium and uranium present in the packaging materials of the device [23]. These alpha particles manage to penetrate the die and generate a high density of holes and electrons in its substrate, which creates an imbalance in the device's electrical potential distribution that causes stored data to be corrupted in flops, memory devices etc. We can make the top X% of the critical flops fault tolerant with the fault tolerant flip-flop design [24].

METHODOLOGY

To find the criticality of the flops, several designs are considered. First feature extraction is performed and then a simple Artificial Neural Network (ANN) is employed to trained and test on the data set.

Feature extraction

Feature extraction is the process of selecting a subset of relevant features for use in model construction [27]. It aids the mission to create an accurate predictive model choosing features that will provide as good or better accuracy whilst requiring less data. Cadence RTL compiler (RC) is used to extract the timing paths in the design. The tool can perform generic synthesis and provide the input to register, register to register and register to output timing paths. The script that extracts the timing paths is given in Appendix E.

The timing paths are then processed to obtain 6 features listed below for each register 'r' in the design.

- 1. Register length Len(r)
- 2. Number of inputs ports directly effecting the register #In(r)
- 3. Number of output ports directly effected by the register #Out(r)
- 4. Number of other registers effecting the register 'r' #Rin(r)

- 5. Number of other registers effected by register 'r' Rout(r)
- 6. If self-loop exists Loop(r).

The results of the feature extraction for MMU is shown in the Table 9 and the state registers in the design are labelled.

Register 'r'	Len(r)	#In(r)	#Out(r)	#Rin(r)	#Rout(r)	Loop(r)	Label
cache line rd buff	256	2	2	1	0	0	0
u_count_reg	3	2	1	1	3	1	1
u dc evict addr reg	32	3	0	2	1	1	0
u dc evict data buff	128	3	1	2	0	1	0
u dc evict flag reg	1	2	0	2	2	1	1
u dc evict gated reg	1	2	0	1	3	0	0
u io m data i reg	32	2	1	1	0	1	0
u mmu fsm/curr st reg	3	7	8	2	7	1	1
u_temp_addr_reg	32	7	1	4	0	1	0

Table 9: Feature extraction of x86 MMU module

ANN training and testing

An Artificial Neural Network is a network of simple elements called neurons, which receive input, change their internal state (activation) according to that input, and produce output depending on the input and activation [28]. The network forms by connecting the output of certain neurons to the input of other neurons forming a weighted directed graph. The weights as well as the functions that compute the activation can be

modified by a process called learning which is governed by a learning rule which is the back propagation algorithm [25].

The ANN has 6 input neurons corresponding to 6 features extracted, 25 hidden neurons for learning the features and 1 output neuron for evaluating criticality 'C' as shown in the Figure 20. The ANN is trained with design set 1 through 6 and tested with designs set 7 through 11 from the Table 10.




Figure 20: ANN structure (Input-Hidden-Output layers)

Sl.no.	Design	Flops
1	Amber core write back stage	44
2	Synchronous serial protocol	134
3	Sequence detectors	9
4	APB to wishbone bridge	84
5	I2C protocol	159
6	JTAG TAP interface	70
7	Arbiter with APB slave config	32
	port	
8	X86 Memory Management Unit(MMU)	488
9	X86 Direct Memory Access unit(DMA)	213
10		0.5
10	Interrupt and exception handler	85
11	X86 SoC Wishbone arbiter	3

Table 10: ANN training and testing design data set

RESULTS

The detection of critical registers in a design finds application in automatic coverage generation and fault tolerance. Tables 11 and 12 show the results of testing on MMU and DMA modules, respectively. It can be observed that current state register of MMU and DMA FSMs have highest criticality 'C' of 1.65 and 1.27 respectively. The short

registers that self-loop and that effect higher number of outputs (#Out) and feed to higher number of flops (#Rout) have greater 'C'.

The accuracy of training and testing is approximately 99%. The rare incorrect classification is due the short data registers that self-loop, but the 'C' value of such registers is lower than the state registers. However, by varying the classification threshold we can eliminate such cases.

Register 'r'	Len	#In	#Out	#Rin	#Rout	Loop	С
u mmu fsm/curr st reg	3	7	8	2	7	1	1.6487
u_dc_evict_flag_reg	1	2	0	2	2	1	1.028921
u_count_reg	3	2	1	1	3	1	0.965714
u de eviet data buff	128	3	1	2	0	1	0.715656
cache line rd buff	256	2	2	1	0	0	0.346443
u dc evict addr reg	32	3	0	2	1	1	0.079015
u io m data i reg	32	2	1	1	0	1	0.066598
u dc evict gated reg	1	2	0	1	3	0	0.011166
u temp addr reg	32	7	1	4	0	1	-0.13233

Table 11: Criticality of MMU registers

Register 'r'	Len	#In	#Out	#Rin	#Rout	Loop	С
u_dma_master_if/ u_dma_master_controller/ u_dma_master_controller_fsm/ curr_st_reg	3	4	4	4	3	1	1.267571
u_dma_master_if/ end_offset_reg	2	1	1	2	0	1	0.912753
u_dma_master_if/ transfer_size	2	1	1	2	0	1	0.912753
u_dma_master_if/ start_offset_reg	2	1	1	3	0	1	0.884843
u_dma_slave_if/ init_transfer_reg	32	5	1	0	7	1	0.16873
u_dma_master_if/ u_dma_master_controller/ m_addr	32	2	1	3	0	1	0.049332
u_dma_slave_if/ mem_addr_reg	32	5	1	0	2	1	0.027637
u_dma_master_if/ init_trans_reg	1	1	0	1	6	0	0.022498
u_dma_slave_if/disk_addr_reg	32	5	1	0	0	1	-0.02342
u_dma_slave_if/ transfer size reg	32	5	1	0	0	1	-0.02342

Table 12 contined.							
u_dma_master_if/							
u_dma_master_controller/	1	1	1	2	3	0	-0.05561
init trans reg							
u_dma_master_if/							
u_dma_master_controller/	10	2	1	2	0	1	-0.09613
d_addr							
u_dma_master_if/							
u_dma_master_controller/	16	2	0	3	1	1	-0.19043
num_transfers							
u dma master if/							
num transfers reg	16	1	1	2	2	1	-0.38327

Table 12: Criticality of DMA registers

Chapter 6: Conclusions

This report explores different verification methodologies. In the second chapter, synthesis and DFT insertion was performed on an SoC with the ARM-Amber core using Cadence RC and the DFT violations were fixed. To ensure that the original functionality is intact, formal equivalence check was performed between the RTL and the netlist. For future work, the ATPG tool can be used to perform scan simulations using the generated test patterns.

In the third chapter, the RTL for an Arbiter with an APB slave configuration port was developed in Verilog HDL and the design was extensively verified by writing SystemVerilog properties using Cadence Jaspergold. We observed that the verification is only as good as the properties specified. The fourth chapter discussed formal verification with a different approach. The HDL for a performance optimized x86 execution unit was developed and formally verified by developing its reference model in behavioral Verilog and writing simple equality assertion checks. This approach reduced the long list of properties required for the conventional formal methods discussed in the third chapter.

The last chapter provided an approach to identify the critical registers in a design. Feature extraction was performed, and a simple ANN was used for computing the criticality 'C'. The accuracy of training and testing is approximately 99%. The rare incorrect classification is due to the short data registers that self-loop, but the 'C' value of such registers is lower than that of the state registers. This finds application in selecting the relevant auto-generated properties and in fault tolerance.

Appendices

Appendix A: Synopsys design constraints for SoC with amber core

```
# clock creation
create clock -period 80 -waveform "0 40" [get ports brd clk p] -name BRD CLK P
create clock -period 400 -waveform "0 200" [get ports mtx clk pad i] -name mtx clk
create clock -period 400 -waveform "0 200" [get ports mrx clk pad i] -name mrx clk
# generated clocks
create generated clock -name sys clk -source [get ports brd clk p] -divide by 1
[get pins u clocks resets/sys clk buff/Y]
create generated clock -name sys clk slow -source [get ports brd clk p] -divide by 4
[get pins u clocks resets/sys clk slow buff/Y]
# clock uncertainty
set clock uncertainty -setup 0.03 [get clocks sys clk]
set clock uncertainty -hold 0.03 [get clocks sys clk]
set clock uncertainty -setup 0.1 [get clocks mtx clk]
set clock uncertainty -hold 0.1 [get clocks mtx clk]
set clock uncertainty -setup 0.1 [get clocks mrx clk]
set clock uncertainty -hold 0.1 [get clocks mrx clk]
# input & output delay
set in ports [remove from collection [all inputs] [get ports * clk *]]
set input delay -max 0.1 -clock [get clocks sys clk] $in ports
set input delay -min 0.1 -clock [get clocks sys clk] $in ports
set input delay -max 0.1 -clock [get clocks mtx clk] $in ports
set input delay -min 0.1 -clock [get clocks mtx clk] $in ports
set input delay -max 0.1 -clock [get clocks mrx clk] $in ports
set input delay -min 0.1 -clock [get clocks mrx clk] $in ports
set output delay -max 0.1 -clock sys clk [all outputs]
set output delay -max 0.1 -clock mtx clk [all outputs]
set output delay -max 0.1 -clock mrx clk [all outputs]
# flase path
set false path -from [get_ports brd_rst]
# set input transition
set input transition 0.02 [all inputs]
```

output load set_load 1.5 [all_outputs]

case analysis statements set_case_analysis 0 scan_mode set_case_analysis 0 scan_cg_en set_case_analysis 0 scan_en

Appendix B: Script for synthesis with DFT insertion

```
set current design system
set WDIR.
set TOP ${WDIR}/...
source ${TOP}/common/common.tcl
#------
# LIBRARY SETUP
#-----
set corner ss0p95vn40c
set lib dir $DESIGN REF LIB PATH
      std library [list
                        saed32hvt ${corner}.lib saed32rvt ${corner}.lib
saed32lvt ${corner}.lib saed32sram ${corner}.lib]
set lib path [list $lib dir/stdcell hvt/db nldm \
       $lib dir/stdcell rvt/db nldm \
       $lib dir/stdcell lvt/db nldm \
       $lib dir/sram/db nldm]
set attribute lib search path $lib path
set attribute library $std library
#------
# RTL SETUP
#------
set verilog path "../../verilog"
set rtl search path [list ${verilog path} \
         ${verilog path}/system \
         ${verilog path}/tb \
         ${verilog path}/lib \
         ${verilog path}/ethmac \
         ${verilog path}/amber25]
set attribute hdl search path $rtl search path
source ${TOP}/common/rtl.list
set myFiles $RTL LIST
read hdl ${myFiles}
elaborate ${current design}
read sdc ${TOP}/common/constraints.sdc
```

```
check design -unresolved
report timing -lint
set attribute dft scan style muxed scan
define dft test mode -active high scan mode
define dft test clock scan clk
define dft shift enable -active high scan en
define dft test mode -active high scan cg en
set attribute lp insert clock gating true /
report dft setup
check dft rules
# Synthesize the design to the generic library
synthesize -to generic
# Synthesize the design to the target library
synthesize -to mapped
report dft setup
check dft rules
fix dft violations -test control scan cg en -clock
set attr dft min number of scan chains 4 /designs/${current design}
set attr dft mix clock edges in scan chains true /designs/${current design}
define dft scan chain -name chain1 -create ports -sdi test si[0] -sdo test so[0]
define dft scan chain -name chain2 -create ports -sdi test si[1] -sdo test so[1]
define dft scan chain -name chain3 -create ports -sdi test si[2] -sdo test so[2]
define dft scan chain -name chain4 -create ports -sdi test si[3] -sdo test so[3]
connect scan chains -auto create chains -preview
connect scan chains -auto create chains
write hdl-m > ${current design} cg scan netlist.v
write scandef > ${current design} cg scandef.v
report dft setup > ${current design} dft setup
```

Appendix C: Script for Logic equivalence checking

```
set log file lec cg scan.log -replace
set undefined cell black box -noascend -both
set WDIR [pwd]
set TOP ${WDIR}/...
read library -Both -Replace -sensitive -Statetable -Liberty \
/usr/local/packages/synopsys 2015/SAED32 EDK/lib/stdcell hvt/db nldm/saed32hvt ss
0p95vn40c.lib \
/usr/local/packages/synopsys 2015/SAED32 EDK/lib/stdcell rvt/db nldm/saed32rvt ss
0p95vn40c.lib \
/usr/local/packages/synopsys 2015/SAED32 EDK/lib/stdcell lvt/db nldm/saed32lvt ss
0p95vn40c.lib
set verilog path "../../verilog"
set rtl search path [list ${verilog path} \
            ${verilog path}/system \
            ${verilog path}/tb \
            ${verilog path}/lib \
            ${verilog path}/ethmac \
            ${verilog path}/amber25]
add search path $rtl search path -design -golden
source ${TOP}/common/rtl.list
set my verilog files $RTL LIST
read design $my verilog files -Verilog -Golden -sensitive -root system -
continuous assignment Bidirectional -nokeep unreach -nosupply
read design ./system cg scan netlist.v -Verilog -Revised -sensitive -root system -
continuous assignment Bidirectional -nokeep unreach -nosupply
vpxmode
set flatten model -seq constant -seq constant x to 0
set flatten model -gated clock
tclmode
add pin constraint 0 scan cg en -Revised
add pin constraint 0 scan en -Revised
add pin constraint 0 scan mode -both
```

set_analyze_option -auto

set_system_mode lec

add_mapped_points u_boot_mem_wrapper/u_boot_mem/myram1 u_boot_mem_wrapper_u_boot_mem/myram1 -noinvert add_mapped_points u_boot_mem_wrapper/u_boot_mem/myram2 u_boot_mem_wrapper_u_boot_mem/myram3 -noinvert add_mapped_points u_boot_mem_wrapper/u_boot_mem/myram3 u_boot_mem_wrapper_u_boot_mem/myram3 -noinvert add_mapped_points u_boot_mem_wrapper/u_boot_mem/myram4 u_boot_mem_wrapper_u_boot_mem/myram4 -noinvert add_mapped_points u_boot_mem_wrapper/u_boot_mem/myram5 u_boot_mem_wrapper_u_boot_mem/myram5 -noinvert add_mapped_points u_boot_mem_wrapper/u_boot_mem/myram6 u_boot_mem_wrapper_u_boot_mem/myram6 -noinvert add_mapped_points u_boot_mem_wrapper/u_boot_mem/myram7 -noinvert add_mapped_points u_boot_mem_wrapper/u_boot_mem/myram7 -noinvert

add_compared_points -all compare

puts "No of compare points = [get_compare_points -count]"

puts "No of diff points = [get_compare_points -NONequivalent -count]"

puts "No of abort points = [get_compare_points -abort -count]"

puts "No of unknown points = [get_compare_points -unknown -count]"

Appendix D: Formal verification properties of Arbiter with APB slave

```
//Formal Property Verification
//Modules - apb_props, arb_props and Wrapper
//SystemVerilog Properties for the module - arbiter top
module apb props(
// APB interface
input
        PCLK,
input
        PRESETn,
input
        PWRITE,
input
        PSEL,
input
        PENABLE,
input [7:0] PADDR,
input [7:0] PWDATA,
input [7:0] PRDATA,
        PREADY,
input
// APB registers
input
        APB BYPASS,
input [3:0] APB REQ,
input [2:0] APB ARB TYPE,
// Arbiter ports
input [3:0] REQ,
input [3:0] GNT
);
//Write your properties here - assertions, cover properties and assume properties
// Reset values of the registers
localparam RST VAL BYPASS REG = 8'h00;
localparam RST VAL REQ REG
                                  = 8'h00;
localparam RST VAL ARB TYPE REG = 8'h04;
// Address values of the registers
localparam ADDR BYPASS REG = 8'h10;
localparam ADDR REQ REG
                               = 8'h14;
localparam ADDR ARB TYPE REG = 8'h1C;
// APB assumptions
sequence APB IDLE;
  !PSEL;
```

```
endsequence
// psel without PENABLE (first clock of cycle)
sequence APB PHASE 1;
  PSEL && !PENABLE;
endsequence
// psel with PENABLE (second clock of cycle)
sequence APB PHASE 2;
  PSEL && PENABLE;
endsequence
// A complete bus cycle
sequence APB CYCLE;
  APB IDLE ##1 APB PHASE 1 ##1 APB PHASE 2 ##1 APB IDLE;
endsequence
property APB CYCLES ARE COMPLETE;
  // Once a cycle has started, it must complete
  @(posedge PCLK) (APB IDLE |-> APB CYCLE);
endproperty
property APB WRITE AND ADDR STABLE;
  // PWRITE and PADDR must be stable throughout the cycle
  @(posedge PCLK) (PSEL |-> $stable({PWRITE, PADDR}));
endproperty
property APB WRITE AND ADDR VALID;
  // PWRITE and PADDR must be valid throughout the cycle (no X, Z)
  \textcircled{a}(posedge PCLK) (PSEL \mid -> ((^{PWRITE}, PADDR)) !== 1'bx));
endproperty
property APB WRITE DATA STABLE;
  // PWDATA must be stable throughout a write cycle
  @(posedge PCLK) ((PSEL && PWRITE) |-> $stable(PWDATA));
endproperty
property APB NO PENABLE OUTSIDE CYCLE2;
  // If we see PENABLE, it must be in the second clock of a cycle,
  // and it must then go away
  @(posedge PCLK) (PENABLE |-> $stable(PSEL) ##1 (!PENABLE));
endproperty
```

```
property APB PADDR RESTRICTED;
 // PADDR can be ADDR BYPASS REG = 8'h10 or ADDR REO REG = 8'h14 or
ADDR ARB TYPE REG = 8'h1C;
  @(posedge PCLK) PSEL |-> (PADDR == 8'h10) || (PADDR == 8'h14) || (PADDR ==
8'h1C);
endproperty
property APB PWDATA BYPASS RESTRICTED;
 // PWDATA can be 8'h00 or 8'h01 when PADDR = ADDR BYPASS REG
  @(posedge PCLK) PSEL && PWRITE && (PADDR == 8'h10) |-> (PWDATA ==
8'h00) \parallel (PWDATA == 8'h01);
endproperty
property APB PWDATA REQ RESTRICTED;
 // PWDATA must be < 8'd16 when PADDR = ADDR REQ REG
 @(posedge PCLK) PSEL && PWRITE && (PADDR == 8'h14) |-> (PWDATA <=
8'd15) && (PWDATA >= 8'd0);
endproperty
property APB PWDATA ARB TYPE RESTRICTED;
 // PWDATA must be < 8'd6 when PADDR = ADDR ARB TYPE REG
  @(posedge PCLK) PSEL && PWRITE && (PADDR == 8'h1C) |-> (PWDATA <=
8'd05) && (PWDATA >= 8'd0);
endproperty
assume APB WRITE DATA STABLE: assume
property(APB WRITE DATA STABLE);
assume APB WRITE AND ADDR VALID: assume
property(APB WRITE AND ADDR VALID);
assume APB WRITE AND ADDR STABLE: assume
property(APB WRITE AND ADDR STABLE);
assume APB CYCLES ARE COMPLETE: assume
property(APB CYCLES ARE COMPLETE);
assume APB NO PENABLE OUTSIDE CYCLE2: assume
property(APB NO PENABLE OUTSIDE CYCLE2);
assume APB PADDR RESTRICTED: assume
property(APB PADDR RESTRICTED);
assume APB PWDATA BYPASS RESTRICTED: assume
property(APB PWDATA BYPASS RESTRICTED);
assume APB PWDATA REO RESTRICTED: assume
property(APB PWDATA REQ RESTRICTED);
assume APB PWDATA ARB TYPE RESTRICTED: assume
property(APB PWDATA ARB TYPE RESTRICTED);
```

```
// APB register write validity check
property APB BYPASS REG VALID;
  // ARB BYPASS register output can be 0 or 1 at any time
  \textcircled{a}(posedge\ PCLK)\ (APB\ BYPASS == 8'd0)\ \|\ (APB\ BYPASS == 8'd1);
endproperty
property APB REQ REG VALID;
  // APB REO register output must be < 8'd16 at any time
  \textcircled{a}(posedge PCLK) (APB REQ <= 8'd15) && (APB REQ >= 8'd0);
endproperty
property APB ARB TYPE REG VALID;
  // ARB TYPE register output must be < 8'd6 at any time
  @(posedge PCLK) (APB ARB TYPE <= 8'd05) && (APB ARB TYPE >= 8'd0);
endproperty
assert APB BYPASS REG VALID: assert property(APB BYPASS REG VALID);
assert APB REQ REG VALID: assert property(APB REQ REG VALID);
assert APB ARB TYPE REG VALID: assert
property(APB ARB TYPE REG VALID);
// APB write check
reg [7:0] pwdata del;
always @(posedge PCLK) begin
 pwdata del <= PWDATA;
end
assert APB BYPASS WR chk: assert property(@(posedge PCLK) (PREADY &&
PWRITE && (PADDR == 8'h10) |=> (APB BYPASS == pwdata del[0]));
assert APB REQ WR chk: assert property(@(posedge PCLK) (PREADY &&
PWRITE && (PADDR == 8'h14) |=> (APB REQ == pwdata del[3:0]));
assert APB ARB TYPE WR chk: assert property(@(posedge PCLK) (PREADY &&
PWRITE && (PADDR == 8'h1C)) |=> (APB ARB_TYPE == pwdata_del[2:0]));
// APB read check
assert APB BYPASS RD chk: assert property(@(posedge PCLK) (PREADY &&
\simPWRITE && (PADDR == 8'h10)) |-> ($past(APB BYPASS) == PRDATA));
assert APB REQ RD chk: assert property(@(posedge PCLK) (PREADY &&
\simPWRITE && (PADDR == 8'h14)) |-> ($past(APB REQ) == PRDATA));
```

```
assert APB ARB TYPE RD chk: assert property(@(posedge PCLK) (PREADY &&
\simPWRITE && (PADDR == 8'h1C)) |-> ($past(APB ARB TYPE) == PRDATA));
// APB registers reset check
assert BYPASS reset chk: assert property (@(posedge PCLK) $rose(PRESETn) |->
(APB BYPASS == 8'd0)):
assert REQ reset chk: assert property (@(posedge PCLK) $rose(PRESETn) |->
(APB REQ == 8'd0);
assert ARB TYPE reset chk: assert property (@(posedge PCLK) $rose(PRESETn) |->
(APB ARB TYPE == 8'd4));
// APB registers cover properties
cover APB BYPASS: cover property(@(posedge PCLK) $rose(APB BYPASS));
cover APB WRITE: cover property(@(posedge PCLK) $rose(PREADY & PWRITE));
cover APB READ: cover property(@(posedge PCLK) $rose(PREADY & ~PWRITE));
endmodule
module arb props (
 clk,
 rst n,
 req,
 arb type,
 gnt
 );
         clk;
input
input
         rst n;
input [3:0] req;
input [2:0] arb type;
input [3:0] gnt;
// Arbiter properties
a gnt onehot: assert property (@(posedge clk) disable iff (~rst n) $onehot0(gnt));
// Priority scheme when APB ARB TYPE = 3'b000
assert pri 0 gnt0: assert property (@(posedge clk) disable iff (~rst n) (gnt[0] &&
past(arb type == 3'd0) | -> past(req[0]);
assert pri 0 gnt1 : assert property (@(posedge clk) disable iff (~rst n) (gnt[1] &&
\text{spast}(\text{arb type} == 3'd0)) \mid -> \text{spast}(\text{req}[1] \& \sim \text{req}[0]);
```

```
assert pri 0 gnt2 : assert property (@(posedge clk) disable iff (~rst n) (gnt[2] &&
\text{spast}(\text{arb type} == 3'd0)) \mid -> \text{spast}(\text{reg}[2] \& \sim \text{reg}[1] \& \sim \text{reg}[0]);
assert pri 0 gnt3 : assert property (@(posedge clk) disable iff (~rst n) (gnt[3] &&
\text{spast}(\text{arb type} == 3'd0)) \mid -> \text{spast}(\text{reg}[3] \& \sim \text{reg}[2] \& \sim \text{reg}[1] \& \sim \text{reg}[0]);
// Priority scheme when APB ARB TYPE = 3'b001
assert pri 1 gnt0: assert property (@(posedge clk) disable iff (~rst n) (gnt[0] &&
\text{spast}(\text{arb type} == 3'd1)) \mid -> \text{spast}(\text{req}[0] \& \sim \text{req}[1]);
assert pri 1 gnt1: assert property (@(posedge clk) disable iff (~rst n) (gnt[1] &&
\text{spast}(\text{arb type} == 3'd1)) \mid -> \text{spast}(\text{req}[1]);
assert pri 1 gnt2 : assert property (@(posedge clk) disable iff (~rst n) (gnt[2] &&
\text{spast}(\text{arb type} == 3'd1)) \mid -> \text{spast}(\text{reg}[2] \& \sim \text{reg}[1] \& \sim \text{reg}[0]);
assert pri 1 gnt3: assert property (@(posedge clk) disable iff (~rst n) (gnt[3] &&
\text{spast}(\text{arb type} == 3'd1)) \mid -> \text{spast}(\text{reg}[3] \& \sim \text{reg}[2] \& \sim \text{reg}[1] \& \sim \text{reg}[0]);
// Priority scheme when APB ARB TYPE = 3'b010
assert pri 2 gnt0: assert property (@(posedge clk) disable iff (~rst n) (gnt[0] &&
\text{spast}(\text{arb type} == 3'd2)) \mid -> \text{spast}(\text{req}[0] \& \sim \text{req}[2]);
assert pri 2 gnt1: assert property (@(posedge clk) disable iff (~rst n) (gnt[1] &&
\text{spast}(\text{arb type} == 3'd2)) \mid -> \text{spast}(\text{req}[1] \& \sim \text{req}[2] \& \sim \text{req}[0]);
assert pri 2 gnt2: assert property (@(posedge clk) disable iff (~rst n) (gnt[2] &&
past(arb type == 3'd2)) \mid -> past(reg[2]);
assert pri 2 gnt3: assert property (@(posedge clk) disable iff (~rst n) (gnt[3] &&
\text{spast}(\text{arb type} == 3'd2)) \mid -> \text{spast}(\text{req}[3] \& \sim \text{req}[2] \& \sim \text{req}[1] \& \sim \text{req}[0]);
// Priority scheme when APB ARB TYPE = 3'b010
assert pri 3 gnt0: assert property (@(posedge clk) disable iff (~rst n) (gnt[0] &&
\text{spast}(\text{arb type} == 3'd3)) \mid -> \text{spast}(\text{req}[0] \& \sim \text{req}[3]);
assert pri 3 gnt1: assert property (@(posedge clk) disable iff (~rst n) (gnt[1] &&
\text{spast}(\text{arb type} == 3'd3)) \mid -> \text{spast}(\text{reg}[1] \& \sim \text{reg}[3] \& \sim \text{reg}[0]);
assert pri 3 gnt2: assert property (@(posedge clk) disable iff (~rst n) (gnt[2] &&
\text{spast}(\text{arb type} == 3'd3)) \mid -> \text{spast}(\text{reg}[2] \& \sim \text{reg}[3] \& \sim \text{reg}[0] \& \sim \text{reg}[1]);
assert pri 3 gnt3: assert property (@(posedge clk) disable iff (~rst n) (gnt[3] &&
past(arb type == 3'd3)) \mid -> past(req[3]);
 generate for (genvar i=0; i \le 3; i++)
   begin: gen
        assert gnt within 5 req rr: assert property (@(posedge clk) disable iff(arb type
!= 3'b100) $rose(req[i]) |-> \#\#[1:4] $rose(gnt[i]));
       assert gnt within 5 req rand: assert property (@(posedge clk) disable iff(arb type
!= 3'b101) $rose(req[i]) |-> \#\#[1:7] $rose(gnt[i]));
    property p req until gnt;
```

```
@(posedge\ clk)\ req[i] \rightarrow req[i][*1:\$]\ \#0\ gnt[i];
   endproperty: p req until gnt
   assume req until gnt: assume property (p req until gnt);
   property p no req no gnt;
    @(posedge\ clk)\ past(req[i]==1'b0)\ |-> (gnt[i]==1'b0);
   endproperty: p no req no gnt
   assert no req no gnt: assert property (p no req no gnt);
   cover req: cover property(@(posedge clk) disable iff (~rst n) $rose(req[i]));
   cover gnt: cover property(@(posedge clk) disable iff (~rst n) $rose(gnt[i]));
  end
 endgenerate
endmodule
module Wrapper;
//Binding the properties module with the arbiter module to instantiate the properties
bind arbiter top apb props u apb props (
 .PCLK(PCLK),
 .PRESETn(PRESETn),
 .PADDR(PADDR),
 .PWRITE(PWRITE),
 .PSEL(PSEL),
 .PENABLE(PENABLE),
 .PWDATA(PWDATA),
 .PRDATA(PRDATA),
 .PREADY(PREADY),
 .APB BYPASS(APB BYPASS),
 .APB REQ(APB REQ),
 .APB ARB TYPE(APB ARB TYPE),
 .REQ(REQ),
 .GNT(GNT)
bind arbiter arb props u arb props (
 .clk(clk),
 .rst n(rst n),
 .req(req),
 .arb type(arb type),
 .gnt(gnt)
 );
endmodule
```

Appendix E: RTL Compiler Tcl script to extract timing paths

```
set attribute hdl search path {./} #Set RTL path
set attribute lib search path {./} #Set library path
set attribute library [list *.lib] #List libraries
set current design design name
set myFiles [list *.v]
read hdl ${myFiles} #Read RTL files
elaborate ${current design} #Elaborate design
read sdc ./constraints.sdc #Read timing constraints
check design -unresolved #Check lint
report timing -lint
synthesize -to mapped #Synthesize design
report timing -from [all inputs] -to [all registers] -worst N > in to reg.rpt
report timing -from [all registers] -to [all outputs] -worst N > reg to out.rpt
report timing -from [all registers] -to [all registers] -worst N > reg to reg.rpt
puts [all outputs]
puts [all registers]
puts [all inputs]
```

Bibliography

- [1] A. C. Cheng, C. C. Yen and J. Y. Jou, "A formal method to improve SystemVerilog functional coverage," 2012 IEEE International High Level Design Validation and Test Workshop (HLDVT), Huntington Beach, CA, 2012, pp. 56-63.
- [2] Luciano Lavagno, Igor L. Markov, Grant E. Martin and Louis K. Scheffer, "Electronic Design Automation for Integrated Circuits Handbook", Second Edition.
- [3] Cadence Design Systems, Inc., "Quick Reference for Encounter RTL Compiler", Product Version 14.2, October 2014.
- [4] Cadence Design Systems, Inc., "Design For Test in Encounter RTL Compiler", Product Version 14.2, June 2016.
- [5] Cadence Design Systems, Inc., "Encounter Conformal Equivalence, Checking Command Reference", Conformal L, Conformal XL, and Conformal GXL, Product Version 15.1, April 2015.
- [6] Cadence Design Systems, Inc., "Encounter Conformal Equivalence Checking User Guide", Conformal L, Conformal XL, and Conformal GXL, Product Version 15.1, April 2015.
- [7] Altera Corporation, "SDC and TimeQuest API Reference Manual", Quartus II, MNL-SDCTMQ-5.0, 2009.
- [8] http://www.vlsi-expert.com/2011/02/synopsys-design-constraints-sdc-basics.html
- [9] https://opencores.org/
- [10] Y. W. Hsieh and S. P. Levitan, "Model abstraction for formal verification", *Proceedings Design, Automation and Test in Europe*, Paris, 1998, pp. 140-147.
- [11] ARM Limited, AMBATM 3 APB Protocol, v1.0, 2004.
- [12] https://verificationacademy.com/
- [13] https://www.doulos.com/knowhow/sysverilog/tutorial/assertions/
- [14] http://www.asic-world.com/

- [15] Cadence Design Systems, Inc., "JasperGold Apps Command Reference Manual", Product Version 2015, 09 September 2015.
- [16] Cadence Design Systems, Inc., "JasperGold Visualize GUI Features", September 2015.
- [17] E. Segev, S. Goldshlager, H. Miller, O. Shua, O. Sher and S. Greenberg, "Evaluating and comparing simulation verification vs. formal verification approach on block level design," *Proceedings of the 11th IEEE International Conference on Electronics, Circuits and Systems*, 2004. ICECS 2004., 2004, pp. 515-518.
- [18] Intel Corporation, "IA-32 Intel Architecture Software Developer's Manual on Basic Architecture", Volume 1, 2003.
- [19] Intel Corporation, "IA-32 Intel Architecture Software Developer's Manual on Instruction Set Reference", Volume 2, 2003.
- [20] Intel Corporation, "IA-32 Intel Architecture Software Developer's Manual on System Programming Guide", Volume 3, 2003.
- [21] T. K. Callaway and E. E. Swartzlander, "Estimating the power consumption of CMOS adders," *Proceedings of IEEE 11th Symposium on Computer Arithmetic*, Windsor, Ont., 1993, pp. 210-216.
- [22] Kshitiz Gupta, "Automatic generation of coverage directives targeting signal relationships by statically analyzing RTL", M.S. Thesis, The University of Texas at Austin, TX, 2017.
- [23] H. Cho, S. Mirkhani, C. Y. Cher, J. A. Abraham and S. Mitra, "Quantitative evaluation of soft error injection techniques for robust system design," 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC), Austin, TX, 2013, pp. 1-10.
- [24] Yang Lin and M. Zwolinski, "SETTOFF: A fault tolerant flip-flop for building Cost-efficient Reliable Systems," 2012 IEEE 18th International On-Line Testing Symposium (IOLTS), Sitges, 2012, pp. 7-12.
- [25] Y. Li, Y. Fu, H. Li and S. W. Zhang, "The Improved Training Algorithm of Back Propagation Neural Network with Self-Adaptive Learning Rate," *2009 International Conference on Computational Intelligence and Natural Computing*, Wuhan, 2009, pp. 73-76.

- [26] Nikhil Sharma, Gagan Hasteer and Venkat Krishnaswamy, "Sequential equivalence checking for RTL models", Article, EE Times, June 2016. Internet: https://www.eetimes.com/document.asp?doc_id=1271433.
- [27] https://en.wikipedia.org/wiki/Feature_extraction
- [28] https://en.wikipedia.org/wiki/Artificial_neural_network