03/11/19 HOMEWORK # 04 Sogib Khan Sak 2454 1 a) Describe some safety properties of this arbiter? A safety properly asserts that nothing bad happens i) If 1st-n is triggered and grant0 € 1 or grant1 € 0
ii) if grant0 or grant 1 changes value without
a posedge clk or negedge 1st-n b) Describe some liveness properties of this arbiter? A liveness properly asserts that something good eventually happens. i) If rst_n is triggered and granto @ 0 or grant 1 = 1 ii) If granto & reg 0 && ((!reg1) 11 ((!granto) && grant1)) during a poseage alk or negedge 15t-1

1 c) W:11 the assert property mentioned in the code be satisfied? Use symbolic model checking to formally prove your answer. thus) Let x => grant 0 and y => grant 1 (n => rego and ry=>reg1 State Variable: V = 2x, 49 V'= {x', y'} => vext state mitial State: J(V) = xy Transition functions: n= m (Ty+ ny) y= ry (rx + qx) in my => bed/error stelle transitur relatur T (V, rx, ry, V') = (n'corn (ry+ my) (400 M(12+ gx) · - T(V,V')= 3m, ry F(V, rx, ry, V) Set of all reachable states: R(V) = my => STEP 1 Set reachable from R(V) > F(V') = \(\bar{n}'\bar{y}' + \bar{n}'\bar{y}' + \bar{n}'\bar{y}' + \bar{n}'\bar{y}' F(V) = 7/4'+ 7/4' + 2/4' New State discovered. Continue to vext iteration

Continuation of Q1c)

STEP 2

R(v) = $\overline{n}y + \overline{n}y + n\overline{y}$ $f(v) = \overline{n}y + \overline{n}y + n\overline{y}$ $f(v) = \overline{n}y + \overline{n}y + n\overline{y}$ No new State discovered.

Thus the algorithm "PASSES"

```
2) Consider set of terms as (2NOR(), A, B, C, a, b, 7,
a) Write a set of rules for a 2-input NOR
   R1: a Vb -> 72 NOR (a,b)
   R2 + \pi(\pi a) \rightarrow \alpha
   PR3:- - a -> 2 NOR (a,a)
   R4:- a/b -> - (-a/-b)
   RS: a N b A C -> (a N b) A C
b) Apply above rules to remite 3-input NAND (7 (AMBAC))
very only 2NORO
7(ANBAC)
R4:-7 (76AV-1B) 1 C)
RS: - ((AAB) AC)
R1: 7 (7 (7 2 NOR (A,18)) 1 C)
R2: - - (2 NOR (-A, -B) 1 C)
R4, R2, R1: (-2NOR (-2NOR (-4,-13), -C)
R2, R3, R3 ___ :-
    2NOR (2NOR (2NOR (2NOR (2NOR (A, A), 2MOR (B,B)),
    2 NOR (C, C), 2 NOR (2NOR (A, A), 2 NOR (B, B)),
    2 NOR (C,C)), 2 NOR (2NOR (2NOR (2NOR (A, A),
    2 NOR (B,B)), 2 NOR (C,C), 2 NOR (2NOR (A,A), 2NOR (B,B))
    2 NOR (C C)
```

3) Safety Property = MAA ¬Pin V ¬Pin

Live ness Property = M (V Pn,1)

DENCE DESS Property = M (V Pn,1)

It is difficult for the SAT solve to find a satisfying interpretation for this problem due to symmetry

White the CNF formulating representing the one-hot condition on the bits of the vector X, X2, X3, X4, X5

 $\begin{array}{l} (X,'\vee X_{2}') \wedge (X,'\vee X_{3}') \wedge (X,'\vee X_{4}') \wedge (X,'\vee X_{5}') \wedge \\ (X_{2}'\vee X_{3}') \wedge (X_{2}'\vee X_{4}') \wedge (X_{2}'\vee X_{5}') \wedge \\ (X_{3}'\vee X_{4}') \wedge (X_{3}'\vee X_{5}) \wedge (X_{4}'\vee X_{5}') \wedge \\ (X,\vee X_{2}\vee X_{3}\vee X_{4}\vee X_{5}) \end{array}$

S Cutternt State:
$$V = (S_1, S_2, S_3)$$

Next State: $V' = (S_1', S_2', S_3')$
 $I(V) = (S_1 = 1, S_2 = 0, S_3 = 0)$ § which State

A xor B

A xor B

CLK

CLK

CLK

CLK

S' = S_1 S_3' + S_1'S_3

S' = S_1

S' = S_2

B) Transition Relation, $T(V, V') = (S_1' \leftrightarrow S_1, S_1' + S_1'S_3)$.

 $(S_2' \leftrightarrow S_1)$. $(S_3' \leftrightarrow S_2)$

50) Which state of the Pseudo-Random Sequence Generalar .3 not reachable. Prove your answer using symbolic model checking. And The unreachable state is 5. 52 53. Given: Initial State I(V) = S1.52'S3' Reachable State R(V) Set reachable from = F(V)
R(V): none step = F(V) Step 1: R(V) = 5, .52'.53' F(v')= = = V R(v), T(v, v') F(V') = S. S2 S3 F(V) = S1. S2. S3 New State. Continue to next R(V) = R(V) V F(V) Step 2: R(V) = S, S2'S2' + S, S2 S3' F(V) = 3V R(V). T(V,V') F(V') = 5, 52' 53' + 5, 52' 53 New State. Continue on to next state

Continuation of 3C) Step 7:- R(V) = S, S, S, S, + S, + S, S, S, + S, S, S, + S, S, S, + 5, 5, 53 + 5, 52 53 + 5, 52 53 F(V')= S,' S2' S3' + 5, 'S2' S3' + 5, '52 '53 + = F(v) = S182 83 + S182 53 + S182 53 + S1 52 53 + S1 52 53 + S, S2'53 + S, S2 S3 + S' S2'S3 No new State. .. R(V) = F(V), hence the state 3, 3, 53 is unreachable 5d) What happens if the circuit is in unreachable state? Write a System Verilog Assertion for checking this condition. fus) owsert property (e (posedge c/k) 51+52+53);