

## Lab4: Formal Property Verification

**Assigned:** 03/28/2019 **Due:** 04/11/2019 **Total Points:** 100

### Overview

In this lab, you will write and formally check assertions and cover properties for a design DUV. The formal verification tool to be used in this lab is Cadence JasperGold. Note: Use only 64-bit ECE LRC servers viz. luigi, wario, kamek or koopa.

Copy the lab4.tar.gz and untar in your work directory using:

```
cp -rf /home/ecelrc/students/ywang11/verif_labs19/lab4.tar.gz .
tar -xvzf lab4.tar.gz
```

To invoke Cadence JasperGold:

```
module load Cadence/2016
jaspergold &
```

The main contents in lab4 folder is listed as follows:

#### 1. partA

- arbiter\_top.v: Verilog RTL description of top module which instantiates arbiter and APB slave interface.
- arbiter.v: Verilog RTL description of arbiter module.
- apb\_slave.v: Verilog RTL description of APB slave interface.
- apb\_parameters.v: Contains APB interface parameters.
- bind\_wrapper.sv: The systemverilog file which binds the instances apb\_props (SV properties of APB slave interface) and arb\_props (SV properties of arbiter).
- partA.tcl: JasperGold tcl file.

#### 2. partB

- decoder.v : Verilog RTL description of decoder module used in the Instruction Decode stage of the ridecore pipeline
- v\_decoder.sv : The System Verilog file which will contain the properties for verifying the decoder module
- constants.v, rv32\_opcodes.v, alu\_ops.v : The Verilog files with constants defined.
- pipeline.v : The Verilog file with pipeline structure for Instructure Fetch and Instructure Decode stages.
- lab4\_pb.tcl, lab4\_pb\_bb.tcl: JasperGold tcl files
- RISC-V-subset.xlsx: the ISA table you will need to write properties

## Interactive Tutorial

you **MUST** follow and complete this tutorial before starting you lab4.

In this tutorial, we will take a synchronous FIFO with depth of only 2 as a simple example. You should be able to find the module in lab4/tutorial/sync\_fifo.v

In this example, we are going to write properties below:

- assertion
  - correctness of full signal: when the number of write exceeds the number of read  $2^2 = 4$ , full should be TRUE
  - correctness of empty signal: when the number of write equals the number of read  $2^2 = 4$ , empty should be TRUE
- coverage
  - full will eventually be TRUE after empty is TRUE (empty can be de-asserted during this)
  - empty will eventually be TRUE after full is TRUE (full can be de-asserted during this)
  - write operation are executed from 1 to 7 times during the check
  - read operations are executed from 1 to 7 times during the check
  - each spot in the FIFO has been used in the check. assume the FIFO is implemented in a register array with 2-bit address.

Reset of the sync\_fifo module is active high, and wr\_en and rd\_en are provided in the wrapper\_sync\_fifo.sv for you convenience. You should only use the interface of the sync\_fifo module, i.e. you cannot access any of the internal wires or registers in the DUV. Think about how to write the above assertion and coverage properties on your own.

HINT:

1) start from the provided wrapper\_sync\_fifo.sv file. The signal binding and comments are given.

2) you will need to write auxiliary code for writing such properties, which model the behavior of the DUV.

## Run JasperGold

After writing the above properties, invoke JasperGold to formally prove them.

- Read in all your .v and .sv as well as other source codes using “Analyze RTL”.

- Use “Elaborate RTL” for setting up the top module and building the hierarchy.
- Set the clock for the design.
- Set a pin constraint expression for your Reset.
- Use “Prove All” to instruct the tool to start verifying your properties.

A tcl script for the above steps can be sourced every time you want to check those properties. The tcl file **jg\_cmd\_syncfifo.tcl** is already completed for your ease in this interactive tutorial.

With this tcl file, you can also invoke JasperGold by

```
module load Cadence/2016
jaspergold jg_cmd_syncfifo.tcl &
```

## Jasper Gold instructions for debugging

This section is for debugging in later partA and partB. The tutorial source file itself should turn out be formally proved in JasperGold.

The results of “Prove All” will show a decision on each property. The properties will either be covered/proven, or the tool will present counter examples for the assertions and report unreachable for the cover properties. Analyze these results for their correctness.

- If a counter example has been given for an assertion, check its trace (simply double-click the failure) to see whether it is valid or not. If the trace is valid, that might be due to a bug in the design. In that case, fix the bug in the RTL and try again. In the window of trace, you can right-click on certain signal in certain cycle, there will be a “? why” option that can give you a hint on where to look at in the source code.
- However, if the trace is not valid (due to inputs having invalid transitions), you might have to write assume properties to guide the tool in the right direction. Assume properties provide the assumptions in a verification environment. Any trace being given by the formal tool should satisfy all the assume properties instantiated in the environment. You can use assume properties in this lab if the counter-examples given by the tool are not valid operations for the DUV.
- If a cover property is shown unreachable, you should analyze the RTL to see why that can possibly be. This also might be due to a bug in the design.

OK, if you have put more than an hour and have not get any progress, you may want to look at the solution. For those who have made your own wrapper work, congratulations! But still, check the solution code for the tutorial, and you may be able to get more ideas on how auxiliary codes work with your formal model checking.

To get access to the solution for the tutorial, do:

```
cp -rf /home/ecelrc/students/ywang11/wrapper_sync_fifo.sv .
```

To run the solution, replace it with your own code. Remember to keep a copy of your own version since you may want to compare the two.

You can intentionally change one or two lines in the `sync_fifo.v` file, and run the formal check again. You will get a feel on how to debug with JasperGold. Play with the tools if you like to dig into more!

## Part A

### DUV Architecture

In this part, you will be formally verifying an arbiter with APB slave interface. You will be writing properties to verify the functionality of both the arbiter and APB interface.




Figure 1: DUV architecture

## DUV Port description

Signal	Direction	Width	Description
PCLK	IN	1	Clock. The rising edge of PCLK times all transfers on the APB.
PRESETn	IN	1	Reset. The APB asynchronous reset signal is active LOW.
PADDR	IN	8	Address. This is the APB address bus.
PSEL	IN	1	Select. The APB bridge unit generates this signal to each peripheral bus slave. It indicates that the slave device is selected and that a data transfer is required. There is a PSEL signal for each slave.
PENABLE	IN	1	Enable. This signal indicates the second and subsequent cycles of an APB transfer.
PWRITE	IN	1	Direction. This signal indicates an APB write access when HIGH and an APB read access when LOW.
PWDATA	IN	8	Write data. This bus is driven by the peripheral bus bridge unit during write cycles when PWRITE is HIGH.
PREADY	OUT	1	Ready. The slave uses this signal to extend an APB transfer.
PRDATA	OUT	8	Read Data. The selected slave drives this bus during read cycles when PWRITE is LOW.
APB.BYPASS	OUT	1	APB register output.
			Selects which request is fed to the arbiter.
			When 0: REQ
			When 1: APB.REQ
APB.REQ	OUT	4	APB register output. When APB.BYPASS =1, APB.REQ is chosen as the request input to the arbiter.
APB.ARB.TYPE	OUT	3	APB register output.
			Selects the type of arbitration scheme.
			3'b000: Priority 'P0' scheme: req[0] >req[1] >req[2] >req[3]
			3'b001: Priority 'P1' scheme: req[1] >req[0] >req[2] >req[3]
			3'b010: Priority 'P2' scheme: req[2] >req[0] >req[1] >req[3]
			3'b011: Priority 'P3' scheme: req[3] >req[0] >req[1] >req[2]
			3'b100: Priority 'Prr' scheme: Round robin arbitration scheme
			3'b101: Priority 'Prand' scheme: Random arbitration scheme
			3'b110 and 3'b111: Invalid
REQ	IN	4	Request port. When APB.BYPASS =0, REQ is chosen as the request input to the arbiter.
GNT	OUT	4	Grant port

## DUV design description

The design under test is 4-way arbiter with an APB slave interface. As depicted in the architecture section, the module `arbiter_top` (`partAarbiter_top.v`) instantiates `apb_slave` (`partAapb_slave.v`) and `arbiter` (`partAarbiter.v`). The APB slave interface provides registers for debug and configuration of the arbiter and the arbiter module implements different arbitration schemes.

## APB slave interface

The APB is part of the AMBA 3 protocol family. It provides a low-cost interface that is optimized for minimal power consumption and reduced interface complexity. The APB interfaces to any peripherals that are low-bandwidth and do not require the high performance of a pipelined bus interface. All signal transitions are only related to the rising edge of the clock to enable the integration of APB peripherals easily into any design flow. For this lab, we have simplified the interface and restricted read and write transfers to have no wait states and no error response.

## Write transfer

Figure 2 shows a basic write transfer with no wait states. The write transfer starts with the address, write data, write signal and select signal all changing after the rising edge of the clock. The first clock cycle of the transfer is called the Setup phase. After the following clock edge the enable signal is asserted, `PENABLE`, and this indicates that the Access phase is taking place. The address, data and control signals all remain valid throughout the Access phase. The transfer completes at the end of this cycle. The enable signal, `PENABLE`, is deasserted at the end of the transfer. The select signal, `PSEL`, also goes LOW.




Figure 2: write transfer

## Read transfer

Figure 3 shows a read transfer. The timing of the address, write, select, and enable signals are as described in Write transfers. The slave must provide the data before the end of the read transfer.




Figure 3: read transfer

## APB register description

The APB registers are presented as the output ports 'APB.BYPASS', 'APB\_REQ[3:0]' and 'APB\_ARB\_TYPE[2:0]' of the top module 'arbiter\_top'. Hence, the register write value (PWDATA) must be reflected at the corresponding output port after the write operation is complete. Also, after read operation is complete, any register read value (PRDATA) must be same as the value on the corresponding port.

### APB bypass register

Register Address: 8h10

7	6	5	4	3	2	1	0
Reserved							APB.BYPASS
Bit	Field		Description				
7:1	Reserved		-				
0	APB.BYPASS		Selects which request is fed to the arbiter., When 0: REQ, When 1: APB_REQ Reset value: 1b0 Legal values: 1b0 or 1b1				



**APB request register**

Register Address: 8h14

7	6	5	4	3	2	1	0
Reserved				APB_REQ			
Bit	Field		Description				
7:4	Reserved		-				
3:0	APB_REQ		When APB_BYPASS =1, APB_REQ is chosen as the request input to the arbiter. Reset value: 4b0000 Legal values: Range 4b0000 to 4b111				

**APB arbitration type register**

Register Address: 8h1C

7	6	5	4	3	2	1	0
Reserved					APB_ARB_TYPE		
Bit	Field		Description				
7:3	Reserved		-				
2:0	APB_ARB_TYPE		Selects the type of arbitration scheme.				
			3b000: Priority ‘P0 scheme: $req[0] > req[1] > req[2] > req[3]$				
			3b001: Priority ‘P1 scheme: $req[1] > req[0] > req[2] > req[3]$				
			3b010: Priority ‘P2 scheme: $req[2] > req[0] > req[1] > req[3]$				
			3b011: Priority ‘P3 scheme: $req[3] > req[0] > req[1] > req[2]$				
			3b100: Priority ‘Prr scheme: Round robin arbitration scheme				
			3b101: Priority ‘Prand scheme: Random arbitration scheme				
			3b110 and 3b111: Invalid				
			Reset value: 3b100				
			Legal values: Range 3b000 to 3b111				

**Arbiter**

The arbiter module receives the requests and issues the grants in the next clock cycle. It has six arbitration schemes which can be configured by APB\_ARB\_TYPE as shown the section APB arbitration type register. Following is the detailed description.

- Four fixed priority arbitration schemes
  - P0:  $req[0] > req[1] > req[2] > req[3]$
  - P1:  $req[1] > req[0] > req[2] > req[3]$
  - P2:  $req[2] > req[0] > req[1] > req[3]$
  - P3:  $req[3] > req[0] > req[1] > req[2]$
- Round robin arbitration scheme: Prr

- The scheduling is round robin, where the grants are given in a round robin manner (0 1 2 3 0 ...) when there is a contention.
- The arbiter uses the round robin order and the index of the last granted port to determine which port to be granted in the current cycle. The order of grants will always follow a round robin cycle and can skip ports in round robin order (only if they are not requesting) to grant a port which is requesting.
- Consider a case where in cycle  $i$ , Port 1 was granted. Then, in cycle  $i+1$ , Port 2 will be granted if Port 2 requests (independent of any other port requesting). However, if Port 2 is not requesting, then the arbiter will look at Port 3 (and grant it if it requests) and so on continue to Port 0 and then Port 1.

### 3. Random arbitration scheme: Prand

- The grant is issued on a random basis. This is achieved by prioritizing the requests depending on the current value of the state  $S2, S3$  of the PN sequence generator. The PN sequence circuit diagram is shown below.

## Part A Instruction

### Write properties

You will write three sets of properties for the given design assertions, assumptions and coverage properties.

**Assertions:** Assertions will be written as properties to check for correctness of system behavior.

**Assumptions:** Assume statement specifies property as assumption for the verification environment.

**Coverage:** To ensure functional coverage, you will be writing certain cover properties for the design.

These properties will be written in the provided `bind_wrapper.sv` file. Also, the properties related to the APB interface will be written in the module `apb_props` and the properties related to the arbiter will be written in the module `arb_props`. Only use the input signals of `apb_props` & `arb_props` modules to write these properties, that is, do not use any internal signals of the design.

### Several things to pay attention

1. Use auxiliary code to assist your formal properties writing
2. Try to avoid the not-recommended keyword in SVA, including but not limited to *intersect*, *throughout*, *within*, *expect*, *first\_match*, etc. (You still can use them if must, but these will result in inefficiency in formal engine)
3. if you use keyword  $\$past(expression, N)$ ,  $N$  should be very small ( $\leq 2$ )
4. You can use  $\#\#N$  or  $\#\#[N:\$]$ , but **NO**  $\#\#[\text{small } N:\text{very large } N]$  such as  $\#\#[2:1000]$

### [Write following properties in `apb_props`]

APB interface properties:

Assume:

1. APB read/write are single transfers and are padded with IDLE phase, that is, once initiated they are always completed with the following sequence only:

IDLE (PSEL =0 & PENABLE =0)  
 $\Rightarrow$  PHASE1 (PSEL=1 & PENABLE =0)  
 $\Rightarrow$  PHASE2 (PSEL=1 & PENABLE =1)  
 $\Rightarrow$  IDLE (PSEL =0 & PENABLE =0)

2. PADDR, PWDATA and PWRITE are stable and defined during the transfers.
3. PADDR must take only the legal address values given in the APB register description.
4. For a given PADDR, PWDATA can only take legal write values as given in the APB register description. For instance, if PADDR = 8'h10, PWDATA can only be 8'h00 or 8'h01.

Assert:

1. Check if APB write operation is correct for all registers.
2. Check if APB read operation is correct for all registers.
3. Check if reset values of the registers are correct.

Cover:

1. APB read operation happens at least once.
2. APB write operation happens at least once.

**[Write following properties in arb\_props]**

Arbiter properties:

Assume:

1. Input requests on any port should be held high until they are granted. The arbiter does not keep a history of requests. For correct operation, a port should make a request and then keep it high till it has been granted.

Assert:

1. All grants are mutually exclusive and grant is not issued unless request is asserted. These are safety properties to ensure that no two grants are given in the same cycle.
2. Check for priority order for scheme P0, P1, P2 and P3.

3. For priority schemes Prr and Prand, check for liveness properties to ensure that no port is starved for a grant. That is, for either of these arbitration schemes, every request should be granted within certain number of cycles 'N'. Figure out the value of 'N' and write the assertions to check for liveness.

Cover:

1. Write a cover property on each request to go high at least once.
2. Write a cover property on each grant to go high at least once.

Run JasperGold to formally verify your properties. **Fix any bugs in the RTL or your properties** to ensure the correct behavior of your design.

you should write a tcl script (lab4.tcl) for the above steps and sourcing that script every time you want to check those properties. A sample incomplete script has been provided in the directory

## Part B

### DUV and RIDECORE description

The design under test for part (b) is a decoder in the Decode stage a RISC-V ridecore pipeline processor. The pipeline diagram is given in Figure 4 for the entire pipeline




Figure 4: RIDECORE pipeline

RIDECORE has a six-stage pipeline structure. The stages are Instruction Fetch (IF), Instruction Decode (ID), Dispatch (DP), Select and Wakeup (SW), Execution (EX), and Complete (COM).

In IF stage, fetches at most 2 32-bit instructions from Instruction Memory (IMEM) by using Program Counter (PC) and sends them to the ID stage. PC is speculatively updated using G-share branch predictor.

ID stage decodes instructions fetched in the IF stage and generates data for later stages. Speculative Tag gen assigns Speculative Tag to the instructions. If instruction fetched is a branch instruction, both Speculative Tag gen and Miss Prediction Fix Table will be updated.

The decoder takes in the 32-bit instruction from the IF stage and this module uses information from incoming instructions to generate data for later stages. All this assignment to output registers happen in a single clock cycle and are suspended (during reset=1). Below shows the I/O signals of the decoder module.

```

module decoder(
    input wire [31:0]          inst ,
    output reg ['IMM_TYPE_WIDTH-1:0]  imm_type ,
    output wire ['REG_SEL-1:0]    rs1 ,
    output wire ['REG_SEL-1:0]    rs2 ,
    output wire ['REG_SEL-1:0]    rd ,
    output reg ['SRC_A_SEL_WIDTH-1:0] src_a_sel ,
    output reg ['SRC_B_SEL_WIDTH-1:0] src_b_sel ,
    output reg                  wr_reg ,
    output reg                  uses_rs1 ,
    output reg                  uses_rs2 ,
    output reg                  illegal_instruction ,
    output reg ['ALU_OP_WIDTH-1:0] alu_op ,
    output reg ['RS_ENT_SEL-1:0]  rs_ent ,
    output wire [2:0]            dmem_size ,
    output wire ['MEM_TYPE_WIDTH-1:0] dmem_type ,
    output reg ['MD_OP_WIDTH-1:0] md_req_op ,
    output reg                  md_req_in_1_signed ,
    output reg                  md_req_in_2_signed ,
    output reg ['MD_OUT_SEL_WIDTH-1:0] md_req_out_sel
);

```

Use the files lab4\_partb/rv32\_opcodes.v, lab4\_partb/constants.v and lab4\_partb/alu\_ops.v to find out the value of the constants given here in the figure .Try using these definitions in your assertions as well as they make your design portable and convenient to read and verify.

Below is the explanation of all the signals in the module decoder.

1. **inst**: 32 bit instruction that comes from the instruction fetch stage. Opcode funct3 and funct7 are used in setting the following output values mentioned below. A more detailed description is given in the following sections and *RISC-V-Subset.xls* provided to you.

```

inst [6:0] -> opcode
inst [11:7] -> rd(destination register)

```

```

inst[14:12] -> funct3
inst[19:15] -> rs1
inst[24:20] -> rs2
inst[31:25] -> funct7

```

2. **imm\_type**: It indicates the format of immediate data in the instruction.
3. **rs1, rs2, rd**: 1st source operand, 2nd source operand, and destination register number respectively
4. **src\_a\_sel, src\_b\_sel**: used to select ALU operands.
5. **wr\_reg**: this signal indicates whether the instruction writes data to destination register rd. The write into PC is not counted.
6. **uses\_rs1, uses\_rs2**: valid signals of rs1 and rs2. If rs1/2 is valid, data fetch is needed for those operand register. These signals are used to prevent the fetch of unnecessary data illegal instruction: This signal indicates if the instruction is not defined in this processor. It is used in exception handling.
7. **alu\_op**: the type of ALU operation.
8. **rs\_ent**: Reservation Station ID. Each execution unit contains a Reservation Station with an ID defined as follows:
 

```

      ALU: 1
      BRANCH UNIT: 2
      MULTIPLIER/DIV/MODULUS: 3
      LOAD/STORE: 4
      
```
9. **dmem\_size, dmem\_type**: determine the size of the Load/Store data (4-byte/2-byte/1-byte).
10. **md\_req\_op**: the operation type (multiplication or division or modulus).
11. **md\_req\_in\_1\_signed, md\_req\_in\_2\_signed**: these indicate whether the 1st and the 2nd source operand of the operation multiplication, division or modulus are signed respectively. The value of 1 indicates it is signed and 0 vice versa.
12. **md\_req\_out\_sel**: selects 1/0. In RIDECORE, the output of the operation multiplication is 64-bit while every register in ARF and RRF is 32-bit. This signal determines which portion of the output of the multiplier is selected as the final multiplication result: the upper 32-bit indicated by [1] or the lower 32-bit indicated by [0].

The excel document given, **RISC-V-Subset**, details the instructions, their opcode (inst[6:0]) in inst[31:0]. N/A in the excel sheet indicates that the values in those specified bits of inst[31:0] are not required for further stages. The terms rs1, rs2, rd, opcode, funct3, funct7 have the same meaning as the explanation given above.

The term “uint in the excel sheet indicates an unsigned 32-bit number. For all the instructions, with the same opcode (inst[6:0]) , here are some points you will need to differentiate between those instructions :

**Branch Opcode (0100011):** The value in **funct3** is used to assign the **alu\_op** value for the arithmetic operation used in evaluating the conditions of the branch.

**Arithmetic or logical opcodes (0110011)** (except the Multiplication, Division, and Modulus operations): funct7[0] =0 indicates that the instruction is not a multiplication, division, or a modulus operation. The value in funct3 is used in the assignment of alu\_op. The value in funct7[5] indicates ADD or SUB, SRL or SRA. Refer RISC-V-Subset.xls.

**Arithmetic or logical opcodes (0110011)** (Multiplication, Division and Modulus): The value in funct3 indicates the type of multiplication/division/modulus operation. The term uint in the excel sheet indicates unsigned 32-bit number. Based on the value in funct3, variables md\_req\_in\_1\_signed, md\_req\_in\_2\_signed, md\_req\_out\_sel are assigned. The Execution column in RISC-V-Subset provides the details of multiplication, division, or modulus operation in detail.

The decoder given to you in **lab4\_partb/decoder.v** has certain errors and does not decode the instructions as per the given specifications. You need to figure out and fix these errors by writing properties and verifying them formally.

As you have done in part A, invoke Jasper and write assert/assume properties in the file **lab4\_partb/v\_decoder.sv**. Bind your signals with the module decoder in the module Wrapper in **lab4\_partb/v\_decoder.sv** respectively. You need to use the RISC-V-Subset.xls for any information you need about the signal assignments.

## Part B instruction

The properties you will need to write should follow the hint below

1. wr\_reg is set to 1/0 as per the value in inst [6:0] (opcode). You can use the Execution column in RISC-V-Subset.xls to figure out how wr\_reg should be assigned
2. md\_req\_out\_sel is set to 1/0 as per the specifications
3. md\_req\_in\_1\_signed is set to 1 or 0 as per the specifications.
4. md\_req\_in\_2\_signed is set to 1 or 0 as per the specifications.
5. Based on funct3, funct7, opcode values as defined in RISC-V SUBSET.xls, verify if the right alu\_op has been assigned for ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND under all possible combinations in inst [31:0].
6. For 2,3,4,5 write proper assume properties on funct7.



7. Verify if the signal `rs_ent` is assigned the right value based on `inst [6:0]`.
8. The `alu_ops.v` have the constants defined for `alu_op` values , but with a few errors. Correct the errors in `alu_ops.v` before you use any of the constants in your property for verification.
9. In addition to the `assert` and `assume`, develop your own cover properties that cover all the ISA (refer to `RISC-V-subset.xlsx`)
10. Analyze, Elaborate the required Verilog/System Verilog files, and Prove the properties you have written above. Write the commands for following activities in Jasper in the tcl file in `lab4_partb/lab4_pb.tcl` so that you do not have to repeat the steps every time you invoke `jasper`. **Correct the RTL** of `decoder.v` by debugging the assertion traces. Fix any bugs in the RTL or your properties to ensure the correct behavior of your design.
11. Since, the method of formal verification involves static block by block verification of an RTL, Analyze and elaborating the module pipeline from `lab4_partb/pipeline.v` successfully by blacking boxing `pipeine_if` and `tag_generator`. You should have no undefined errors in the step. Fill in the tcl file: `lab4_partb/lab4_pb_bb.tcl` the steps for analyzing and elaborating the pipeline with the required black boxing.

## Electronic Submission

### Report

**Document your results in a single PDF report `firstname_lastname_lab4.pdf`.**

- Mention all properties written as categorized.
- Include snapshots of the JasperGold counterexample waveform for each failed assertion. Mention about the corresponding design bugs found and how you fixed them.
- Include the snapshot indicating all assertions are passed after bug fixing.
- Answer questions below in your report briefly
  - Why do we develop separate SV files for formal model checking?
  - When do we need to use auxiliary code for effective properties written in formal check?
  - explain the difference between the usage of assertions in lab2 and lab4
  - Compare formal verification and simulation based verification.

### Source code files

Submit all the source code files from both lab4\_parta and lab4\_partb as two tar-ball files (`firstname_lastname_partA.tar.gz` and `firstname_lastname_partB.tar.gz` separately) on Canvas alongside your report, in which the RTL codes should be the ones after bug fixing.

### Bonus Policy

If you finish and submit your work earlier than the deadline, you obtain bonus in grade for early submission: +5% per day, Maximum +10%

If you submit your work later than the deadline, there will be a penalty in grade for late submission: -5% per day, Maximum -25% (Zero credit after the maximum penalty submission)

### Reference

You can refer to the user guide for Cadence JasperGold available at

*/usr/local/packages/cadence\_2016/jasper\_2015.09/doc.*

Please refer to the Formal Property Verification section.

The RIDECORE comes from <https://github.com/ridecore/ridecore>