

CS4341 Digital Logic & Computer Design

Lecture Notes 9

Omar Hamdy

Assistant Professor

Department of Computer Science

Review: Karnaugh Map (K-Map)



- A K-map is a diagram made of a collection of adjacent squares each representing a minterm.:
- Adjacent squares differ in the value of one variable only
- K-Map identifies and removes redundancies by:
 - forming largest possible 2^n squares that produce 1 (prime implicants)
 - removing ineffective literals from these prime-implicants.
- The size of the prime implicants determines the number of redundant literals that can be removed.

4-Variable K-Map

		\overline{Y}		Y		
		00	01	11	10	
W	00	0 $m_0 = \overline{w} \overline{x} \overline{y} \overline{z}$	1 $m_1 = \overline{w} \overline{x} \overline{y} z$	3 $m_3 = \overline{w} \overline{x} y z$	2 $m_2 = \overline{w} \overline{x} y \overline{z}$	\overline{X}
	01	4 $m_4 = \overline{w} x \overline{y} \overline{z}$	5 $m_5 = \overline{w} x \overline{y} z$	7 $m_7 = \overline{w} x y z$	6 $m_6 = \overline{w} x y \overline{z}$	X
11	11	12 $m_{12} = w x \overline{y} \overline{z}$	13 $m_{13} = w x \overline{y} z$	15 $m_{15} = w x y z$	14 $m_{14} = w x y \overline{z}$	
	10	8 $m_8 = w \overline{x} \overline{y} \overline{z}$	9 $m_9 = w \overline{x} \overline{y} z$	11 $m_{11} = w \overline{x} y z$	10 $m_{10} = w \overline{x} y \overline{z}$	\overline{X}
		\overline{Z}	Z	\overline{Z}		



Example: 7-Segment Display Decoder

- A seven-segment display decoder takes a 4-bit data input (variables), $D_3:0$, and produces seven outputs to control light-emitting diodes to display a digit from 0 to 9
- The seven outputs are often called segments a through g, or S_a-S_g



Solution Step 1: Truth Table

D ₃	D ₂	D ₁	D ₀	S _a	S _b	S _c	S _d	S _e	S _f	S _g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	0	0	1	1
1	0	1	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0



[illegible]

S_a $D_{1:0}$		$D_{3:2}$			
		00	01	11	10
$D_{1:0}$	00	1	0	0	1
	01	0	1	0	1
	11	1	1	0	0
	10	1	1	0	0

S_b $D_{1:0}$ \ $D_{3:2}$		00	01	11	10
$D_{1:0}$	00	1	1	0	1
	01	1	0	0	1
	11	1	1	0	0
	10	1	0	0	0


[illegible]

Solution Step 3: Find Prime Implicants


S_a $D_{1:0}$		$D_{3:2}$			
		00	01	11	10
00	1	0	0	1	
01	0	1	0	1	
11	1	1	0	0	
10	1	1	0	0	

S_b $D_{1:0}$		$D_{3:2}$			
		00	01	11	10
00	1	1	0	1	
01	1	0	0	1	
11	1	1	0	0	
10	1	0	0	0	

Solution Step 4: Prime Implicants & SOP




$$S_a = \bar{D}_3 D_1 + \bar{D}_3 D_2 D_0 + D_3 \bar{D}_2 \bar{D}_1 + \bar{D}_2 \bar{D}_1 \bar{D}_0$$




$$S_b = \bar{D}_3 \bar{D}_2 + \bar{D}_2 \bar{D}_1 + \bar{D}_3 D_1 D_0 + \bar{D}_3 \bar{D}_1 \bar{D}_0$$

Prime Implicant Variations



$$S_a = \bar{D}_3D_1 + \bar{D}_3D_2D_0 + D_3\bar{D}_2\bar{D}_1 + \bar{D}_3\bar{D}_2\bar{D}_0$$

Correct Variation




$$S_a = \bar{D}_3D_1 + \bar{D}_3D_2D_0 + D_3\bar{D}_2\bar{D}_1 + \bar{D}_3\bar{D}_2\bar{D}_1\bar{D}_0$$


Wrong Variation

Don't Care in Outputs

- Don't cares can appear in truth table outputs where the output value is unimportant, or the corresponding input combination can never happen.
- They can be treated as 1s or 0s in the truth table and the K-map.
- They could then help cover larger prime implicants if treated as 1s.



$$S_a = \bar{D}_3 D_1 + \bar{D}_3 D_2 D_0 + D_3 \bar{D}_2 \bar{D}_1 + \bar{D}_2 \bar{D}_1 \bar{D}_0$$



$$S_a = D_3 + D_2 D_0 + \bar{D}_2 \bar{D}_0 + D_1$$

Don't Care in Outputs

S_b $D_{3:2}$ $D_{1:0}$					
		00	01	11	10
00	00	1	1	X	1
01	01	1	0	X	1
11	11	1	1	X	X
10	10	1	0	X	X

$$S_b = \bar{D}_2 + D_1 D_0 + \bar{D}_1 \bar{D}_0$$

S_b $D_{3:2}$ $D_{1:0}$					
		00	01	11	10
00	00	1	1	0	1
01	01	1	0	0	1
11	11	1	1	0	0
10	10	1	0	0	0

$$S_b = \bar{D}_3 \bar{D}_2 + \bar{D}_2 \bar{D}_1 + \bar{D}_3 D_1 D_0 + \bar{D}_3 \bar{D}_1 \bar{D}_0$$

Multiplexers

- Combinational logic is often grouped into larger building blocks to build more complex systems such as the priority circuit and the 7-segment display decoder.
- Two famous combinational circuits are multiplexers and decoders.
- Multiplexers (MUX) choose an output from among several possible inputs (usually 2^n) based on the value of a select signal.
- In other words, a $2^n \times 1$ **multiplexer (MUX)** is a device that selects binary information from one of 2^n input terminals and routes these data to a single output line

To Do List

- Review lecture notes, and try the examples yourself
- Work on Assignment 1