Pir	A-rij	Pin	C-rij
4	Ø VOLT	4	Ø VOLT
2	Ø VOLT	2	Ø VOL.T
3	DIV1 #	3	DIV2 #
4	DIV3 #	4.	DIV4 #
5	DATA Ø	5	DATA 1
6	DATA 2	6	DATA 3
7	DATA 4	7	DATA 5
8	DATA 6	8	DATA 7
9	ADRES 0	9	ADRES 1
10	ADRES 2	10	ADRES 3
11	ADRES 4	11	ADRES 5
12	ADRES 6	12 .	ADRES 7
13	ADRES 8	13	ADRES 9
14	ADRES 10	14	ADRES 11
15	ADRES 12	15	ADRES 13
16	ADRES 14	16	ADRES 15
17	ADRES 16	17	ADRES 17
18	ADRES 18	18	ADRES 19
19	0 VOLT	19	Ø VOLT
20	E CLOCK	20	R/W
21	/RESET	21	ZVMA
22	BS	22	BA
23	Q CLOCK	23	DIV5 # (SELECT)
24	R/W DMA(IN)	24	MRDY
25	/HALT	25	/DMA-/BREQ
26	/FIRQ	26	/IRQ
27	NMI	27	/VMA(DMA) (IN)
28	DIV6 #	58	DIV7 #
29	+12 VOLT	29	+12 VOLT
30	-12 VOLT	30	-12 VOLT
31	+5 VOLT	31	+5 VOLT
32	+5 VOLT	32	+5 VOLT

```
DIV5 IS BANKSELECT VOOR MEMORY BOARDS
```

DIV6 IS BUS ENABLE INPUT VOOR DMA

DIV7 IS BUS ENABLE OUTPUT VOOR DMA

Pin definities van IO backplane 64 polig

Pir	A-rij		Pin	C-rij
-1	Ø VOLT		1	Ø VOLT
2	0 VOLT		2	Ø VOLT
3	>56K	#:	3	100HZ #
4	/BANKSEL	4:	<b>4</b> -	/XFFXX #
5	DATA Ø		5	DATA 1
6	DATA 2		6	DATA 3
ッ	DATA 4		7	DATA 5
8	DATA 6		8	DATA 7
9	ADRES 0		9	ADRES 1
10	ADRES 2		10	ADRES 3
11	ADRES 4		11	ADRES 5
12	ADRES 6		12	ADRES 7
13	ADRES 8		13	ADRES 9
14	ADRES 10		14	BUF'D E CLOCK
15	BUF'D R/W		15	BUF'D /RESET
16	ADRES 11		16	ADRES 12
17	0 VOLT		17	Ø VOLT
18	E CLOCK		18	R/W
19	ZRESET		19	/FEØXX
20	DISDEC		20	/IRQ
21	/FF0XX	#	24	/FE080 #
22	/FE070	#:	22	/FE050 #
23	/FE040	#	23	/FE030 #
24	/FE020	#	24	/FE010 #
25	BAUD 3		25	BAUD 2
26	BAUD 1		26	BAUD 0
27	BUF'D ADR	3	27	BUF'D ADR 2
28	BUF'D ADR	1	28	BUF'D ADR 0
29	+12 VOLT		29	+12 VOLT
30	-12 VOLT		30	-12 VOLT
31	+5 VOLT		31	+5 VOLT
32	+5 VOLT		32	+5 VOLT

## Pin definities van IO backplane 31 polig

```
Fin
1
       Ø VOLT
       Ø VOLT
 2
 3
       ANALOGE Ø VOLT
 4
       DATA Ø
 ij
       DATA 1
 6
       DATA 2
 7
       DATA 3
 8
       DATA 4
 9
       DATA 5
10
       DATA 6
11
       DATA 7
12
       CARD SELECT
13
       E CLOCK (BUF'D)
14
       R/W (BUF'D)
15
       /RESET (BUF'D)
16
       /IRQ
17
       DIVI
18
       DIV2
19
       BAUD 3
20
       BAUD 2
21
       BAUD 1
22
       EAUD 0
23
       ADRES 3 (BUF'D)
24
       ADRES 2 (BUF'D)
25
       ADRES 1 (BUF'D)
       ADRES Ø (BUF'D)
26
27
       DIV3
28
       +12 VOLT
       -12 VOLT
29
30
       +5 VOLT
31
       +5 VOLT
```

/RESET BETEKENT 'NOT RESET' = AKTIEF LAAG

REV 1.0

# DUIDT EEN NIET DOORLOPENDE BUSVERBINDING AAN

AANSLUITINGEN VOOR HET ECSI 6809 SYSTEEM

.

21 Nov 1982

Lijst van alle apart aan te brengen draden.

Attereerst moeten atte datalijnen tussen de beide backplanes worden doorverbonden (zie bus specs). Vervolgens atte overeenkomende adressen dus A0 t/m A10, A11 en A12. Ook 'E', R/W/RESET, /IRQ en de voedingsspannigen moeten worden gedaan.

De volgende verbindingen dienen om wat extra controle signalen tussen de diverse printen door te geven.

#### processor kaart:

```
pin c-4 output /XFFXX near io kaart
pin a-4 output 16 Mhz clock voor ram- en video boards
pin c-23 input voor /reset signaal van reset schak.
```

### 64k dyn. ram kaart:

```
pin a-4 input 16 Mhz ctock van processor kaart
pin c-23 input bank setect van decoder
```

#### io-control kmart:

```
pin a-3
           input >56K signaat van bank decoder
pin c-3
           input 100hz blokgolf van voedings eenheid
pin a-4
           input setect /FXXXX van bank decoder
pin c-4
           Input /XFFXX van processor kaart
pin a-20
           output disdec naar bank decoder
pin a-21
           output /FF0XX voor dma floppy
pin c-21
           output /FE080 card select (parallel printer)
          output /FE070 card setect (vrij)
pin a-22
pin c-22
          output /FE050 card setect (vrij)
          output /FE040 card select (vrij)
pin a-23
pin c-23
          output /FE030 card select (vrij)
          output /FE020 card select (vrij)
pin a-24
pin c-24
          output /FE010 card select (floppy kaart)
```

#### floppy keart:

```
pin 17 verbinden met a-23 van systeem backplane (Q clock)
pin 12 card select input van io-control card
```


#### bank decoder:

```
-74154- (middetste ic)
pin 1
           output bank 0XXXX (naar ram kaart)
pin 2
           output bank 1XXXX
pin 3
           output bank 2XXXX
pin 4
           output bank 3XXXX
pin 5
           output bank 4XXXX
pin 6
           output bank 5XXXX
pin 7
           output bank 6XXXX
pin 8
           output bank 7XXXX
pin 9
           output bank 8XXXX
pin 10
           output bank 9XXXX
pin 11
           output bank AXXXX
pin 13
           output bank BXXXX
pin 14
           output bank CXXXX
pin 45
           output bank DXXXX
pin 16
           output bank EXXXX
pin 17
           output bank FXXXX (naar IO kaart)
pin 18
           imput /vma
                                 (bustijn)
pin 19
           input disdec van io control kaart
pin 20
           input adres 19
                                 (bustijn)
pin 21
           input adres 18
                                (bustijn)
pin 22
           input adres 17
                                (bustijn)
pin 23
           input adres 16
                                 (bustijn)
-741s21-
          (onderste ic)
pin 12
           input adres 15
                                 (bustiin)
pin 10
           input adres 14
                                 (bustijn)
pin 9
           input adres 13
                                 (bustijn)
pin 8
           output >56K
                           naar io control kaart
-741s74-
           (bovenste ic)
pin 11
           input clock 16 Mhz
                                 van processor kaart
pin 9
           output clock 8 Mhz
                                 voor diverse doeleinden
```


/vma betekent 'not vma' = aktief Lmag


manstuitingen voor het ECSI 6809 systeem 21 nov 1982 – rev 1.0

```
a) (2MHz system)
   Componnent side:
     cut trace small trace between 74LS04 and 74LS74 (16MHz).
     cut trace above 74LS74 between pin-3 and pin-9 from 74LS74.
     cut trace below 74LS74 between thru-hole and pin-5 from 74LS74.
    place wire from trace pin-9 74LS74 to thru-hole below 74LS74 (EXTAL).
   Solder side:
     place wire between pin-12 from 74LS08 and pin-14 from 74LS08.
b) (make /XFEXX signal)
   Remove 74LS30 above the 74LS08.
   Componnent side:
     cut trace above 74LS30 between thru-hole and pin-13 from 74LS30.
   Solder side:
    cut trace pin-9 from 74LS02.
    place wire between pin-13 and pin-14 from 74LS30.
    place wire between pin-9 and pin-7 from 74LS02.
c) (address pullup's)
   Componnent side:
     place R 4K7 between pin-14 from 74LS30 and hru-hole from 6809 pin-22 (A14).
    place R 4K7 between pin-14 from 74LS30 and hru-hole from 6809 pin-23 (A15).
   Solder side:
    place wire pin-11 from 74LS157 to pin-6 from Rnet-3 (A12).
    place wire pin-14 from 74LS157 to pin-6 from Rnet-4 (A13).
d) (DATRAM timing)
   Componnent side:
     cut trace above 74LS08 between hru-hole and pin-5 from 74LS08.
     cut trace below 74LS08 between hru-hole and pin-5 from 74LS08.
    place wire between the two hru-holes.
   Solder side:
    place wire from pin-5 74LS08 to hru-hole below the 74LS08 (Q from 6809).
e) (bus termination)
   Solder side:
    place wire from AC64 pin-c20 to Rnet-1 pin-7 (R/W).
    place wire from AC64 pin-a21 to Rnet-1 pin-2 and Rnet-2 pin-2 (/res).
f) (DMA)
   Componnent side:
      cut trace above 74LS244 from pin-15.
      cut trace above 74LS32 from pin-13.
      place wire between pin-5 from 74LS74 and pin-13 from 74LS32.
   Solder side:
      cut trace between pin-2 and pin-6 from 74LS74.
      place wire between pin-6 from 6809 and pin-2 from 74LS74.
      place wire between pin-2 from 74LS74 and pin-15 from 74LS244.
      place wire between pin-2 from 74LS244 and pin-8 from 74LS98.
     place wire between pin-8 from 74LS98 and pin-3 from 74LS74.
g) (hard reset)
   Replace 74LS04 by 74ACT14
   Solder side:
    cut trace to pin-14 from 74LS244 (/res).
    place wire between AC64 pin-a21 and pin-3, pin-5, pin-7 from 74LS98.
    place wire from pin-6 from 74LS244 to pin-2, pin-4, pin-6 from 74LS98.
```





ALLEEN ICVOETEN VOOR







ALLEEN ICVOETEN VOOR









Q --- | 1

Q = --- | 2

A13 --- | 4

A14 --- | 5

24 | --- VCC

20 | --- BANK3


21 | --- Q2 (1MHz 5" floppy)

23 | --- nc


E --- | 3 GAL20V8 22 | --- 2Q (4MHz)

```
A15 --- | 6
                                     19|--- BANK2
                   A16 --- | 7
                                      18 | --- BANK1
                  A17 --- | 8
                                     17|--- BANKO
                  A18 --- | 9
                                     16|--- FXXXX
                   A19 --- | 10
                                     15|--- 56K
                   VMA --- | 11
                                     14|--- nc
                   GND --- | 12
                                     13 | --- GND
                          |_
             5.0a Serial# 60008009
CUPL (WM)
Name
             Decoder; /* Replace 74LS154 & 3x 74LS21 & 74LS74 & 74LS02 */
Partno
             CS0001; /* Select 4 Banks of 256K, 1MHz clock floppy */
Revision
             00;
             10/16/19;
Date
             JAC;
Designer
Company
             PKS;
Location
             None;
Assembly
             None;
Device
             g20v8a;
/*** INPUT PINS ***/
Pin 1 = Clk; /* = Q */
Pin 2 = Q;
Pin 3 = E;
Pin 4 = A13;
Pin 5 = A14;
Pin 6 = A15;
Pin 7 = A16;
Pin 8 = A17;
Pin 9 = A18;
Pin 10 = A19;
Pin 11 = VMA;
Pin 12 = GND;
/*** OUTPUT PINS ***/
Pin 13 = 0V; /* enable */
Pin 14 = nc0;
Pin 15 = 56K;
Pin 16 = FXXXX;
Pin 17 = BANK0;
Pin 18 = BANK1;
Pin 19 = BANK2;
Pin 20 = BANK3;
Pin 21 = Q2; /* 1MHz */
Pin 22 = 2Q; /* 4MHz */
Pin 23 = nc1;
Pin 24 = VCC;
/*** Logic ***/
2Q = E \$ Q;
Q2.d = !Q2;
BANK3 = !(!A18 \& !A19) # !(Q # E) # VMA;
BANK2 = !(A18 \& !A19) # !(Q # E) # VMA;
BANK1 = !(!A18 \& A19) # !(Q # E) # VMA;
BANKO = !(A18 \& A19) # !(Q # E) # VMA;
FXXXX = !(A16 \& A17 \& A18 \& A19);
56K = A13 & A14 & A15;
```

a) E clock connected to port 13, 12 and 11 16Mhz connected to port 3, 2 and 1



470PF TUSSEN 4 EN 5 VAN 74LS 138
470PF TUSSEN 9 EN 10 VAN 0304
GEBRÜIK IC VOCTEN ALLEEN VOOK
4116 \_ 745280 \_ 3442



47NF


121 63V

4785

. 2

3

(\*)



120 6 3V


741532


9 8304


745788 (2200 3347, 470p

 $\bigcirc$ 

64P a C







#### Modifications for MON-817 card.

- a) (2MHz System)
  EPROM must be 350 nsec.
- b) (Clean DATA bus)

  Cut trace between 74LS21 pin-8 and DP8304 pin-9.

  Place wire 74LS32 pin-4 to 74LS32 pin-12.

  Place wire 74LS32 pin-5 to 74LS21 pin-8.

  Place wire 74LS32 pin-6 to DP8304 pin-9.
- c) (Schematic error 1) pin-18 of the lower 81LS97 is not connected to E' but to E.
- d) (Schematic error 2) Between pin-10 of the 74LS154 and pin-12 of the 74LS21 is a 74LS32 port present:

pin-10 of the 74LS154 is connected to pin-1 of the 74LS32 pin-12 of the 74LS21 is connected to pin-3 of the 74LS32 pin-2 of the 74LS32 is connected to A3.

- e) (Chip load)
  The load on the MC14411 chip AA and BB can get to high.
  See MON 817m and MON 817mu for modification.
- f) (Ground spike problems)

  Replace the two 47 ohm resistors by 50mA wirefuse.


ICUDETEN YOUR 14411 \_ 8128 \_ 2716 \_ 6850 \_ 6840 \_ EXTRA SOCKET

COMPONENTEN LAYOUT


REV O.1

16\_3\_82 CS

& 10 CONTROLCARD




817




14411 \_ 8128 \_ 2716 \_ 6850 \_ 6840 \_ EXTRA SOCKET

REV O.1

16\_3\_82 CS





## Modifications for Floppy-818 card.

# a) (Design error)

Piggyback 74LS08 on 74LS32 next to AC64. Cut trace between 74LS640 pin-19 and Gnd. Place wire 74LS640 pin-19 and 74LS08 pin-3. Place wire 74LS273 pin-11 and 74LS08 pin-2. Place wire WD1791 pin-3 and 74LS08 pin-1.

Cut trace between 74LS02 pin-8 and Gnd. Place wire 74LS02 pin-8 and 74LS273 pin-5.

Cut trace between 74LS32 pin-9 and 74LS240 pin-15 & pin-16. Place wire 74LS32 pin-9 and Gnd.


## b) (2MHz System)

Q and E clock must be connected!


# Modifications for Floppy-818A card.


- a) (2MHz System)
  Q and E clock must be connected!
- b) (Motor on)
  Cut trace between WD1791 pin-3 and NE555 pin-2.
  Place wire between NE555 pin-2 and 74LS640 pin-19.
- c) (Schematic error)
  For pin-1 and pin-2 on the 74LS02 read pin-12 and pin-13!
- d) (WD specs)
  Use 100ns read puls, change 82pF in VCO to 22pF.
- e) (Glitches)
  Connect 380pF from NE555 pin-2 to Gnd.
  Connect 1n8 from basis BC182 to Gnd.


  Replace 47nF next the 74LS273 by 1uF tantaal.
  Replace 47nF next the WD2143 by 150nF MKM.
- f) (Logic level)
  Connect 2K2 from pin-1 of the 74LS273 to VCC.
- g) ( ??? )
  Place wire jumper socket pin-11 and 8" connector pin-4



818m









### Modifications for DMA-816a card.

- a) (2MHz system)
  Cut trace between 6844 pin-40 and 74LS32 pin-2.
  Place wire 6844 pin-40 to 74LS32 pin-3.
- b) (Schematic error 1)
   pin-6 of 74LS138 is connected to pin-3 of the 74LS32,
   and not to pin-2 of the 74LS32!
- c) (Schematic error 2)
   pin-2 and pin-3 from the 74LS02 is not connected
   to pin-3 of the 74LS32, but to pin-2 of the 74LS32!




IC VOETEN VOOR 6844 EN BEIDE EXTENSION SOCKETS

NB. 74L5440 KAN VERVANGEN NORDEN DOOR 74L5245 INDIEN
GEBRUIK, ALS GENERALIUSE, DMA.
VOOR FLOPPY JUMPERS: SELECTI, OMBH, 2CHANN., BREG, BA, IRQ..
COKNOC., 5" OF 8" EN EVENTOEEL READY




```
(Card error, 824 only) Chips marker #
    Place 74LS08 at Spare location.
    Wire pin-14 to Vcc (hole-16)
    Component side:
     Cut trace between pin-9 74LS27 and pin-9 74LS74 next LS651.
     Cut trace between 74LS74 pin-4 and Vcc.
     Cut trace between 74LS74 pin-4 and pin-10.
     Cut trace at pin-1 74LS139.
    Solder side:
     Cut trace at pin-10 from 74LS74 next 74LS651.
     Cut trace at pin-11 from 74LS74 next 74LS651.
     Cut trace between pin-15 74LS138 and pin-12 74LS00.
     Cut trace between pin-11 74LS138 and pin-13 74LS00.
     Cut trace at pin-6 74LS139.
     Cut trace at pin-7 74LS139.
     Wire pin-10 74LS74
                          to Vcc.
     Wire pin-13 74LS139 to Gnd.
     Wire pin-1 to pin-11 74LS139.
     Wire pin-9 to pin-10 74LS27.
     Wire pin-12 74LS00
                          to pin-6
                                    74LS08.
     Wire pin-13 74LS00
                          to pin-11 74LS32.
     Wire pin-11 74LS138 to pin-5 74LS32.
     Wire pin-15 74LS138 to pin-12 74LS32.
                          to pin-3 74LS14.
to pin-5 74LS08.
     Wire pin-4 74LS32
     Wire pin-6 74LS32
                          to pin-4 74LS14.
to pin-5 74LS74
     Wire pin-13 74LS32
     Wire pin-4 74LS08
                                    74LS74 the middle one.
                          to pin-21 74LS651.
to pin-7 74LS139.
     Wire pin-8
                 74LS08
     Wire pin-9 74LS08
                          to pin-5
     Wire pin-10 74LS08
                                    74LS139.
                          to pin-6 74LS139.
     Wire pin-12 74LS08
                          to pin-4 74LS139.
     Wire pin-13 74LS08
                          to pin-11 74LS14.
     Wire pin-11 74LS08
                          to pin-50 50pin connector.
                 74LS14
     Wire pin-3
     Wire pin-14 74LS139 to pin-42 50pin connector.
     Wire pin-15 74LS139 to pin-48 50pin connector.
   (2MHz system) 74LS138 marker 2MHz.
b)
    Component side:
     Cut trace at pin-6 from 74LS138.
    Solder side:
```

Connect pin-6 from 74LS138 to VCC.



TANTAAL 22 LLF 16V



a) (2MHz system) 74LS138 marker 2MHz. Solder side:

Cut trace between pin-6 74LS138 and pin-3 81LS97. Connect pin-6 from 74LS138 to VCC.

Cut trace between 74LS74 pin-4 and pin-11.

Solder side:


Cut trace between 74LS74 pin-11 and 74LS139 pin-11.


Wire 74LS139 pin-4 to 74LS74 pin-4.

Wire 74LS27 pin-6 to 74LS08 pin-2.

Wire 74LS14 pin-10 to 74LS08 pin-1.

Wire 74LS08 pin-3 to 74LS74 pin-11.





2MHz and IRQ Modification

Het volgende circuit gæft een oplossing voor het te-lange dincerbreg signaal ?

De enable van de dinarbreg buffer wordt geschaheld met de 1574 flipflop du over was

enable begint als de RS Hop sa pan de Hoog wordt de enable verdwynt weer als dona 20 pang Hoog wordt of reset 16 pand Hoog wordt

50 pend disser Euros

12 d pr 0 g 12 2b 11 dona/bred

50 pend draw tusser Euros

van 2b wegbrasse 1

824

vocr bransfer 1 Sector 3×51= 1536 dend cycles

terleuve 5 = 5 x g80 = 1 d x goc = 7	y of ms	16 pen o du	nce ze pen g	verbel	-exina
·		oud	Nun	volume 8	
lezon wouldsh	cleal:	2048 = 58 % 1472 = 42%	1536= 47% 1984= 56%	512 =32%	
	cfu tradge 10	3062 = 93,4%   218 = 6,6%   recerse cule stad	1744 53% write read 5,2	1526 = 9,7% 1568 = 9,7% 8 sectors 7,8 cc 11° 15680 cyl	5 siles

