


LINE INPUT — ground-compensated receiver (inverting). Ø switch SW15: latched = phase reversed



GAIN −15..+15 dB, 0 dB at the detent (inverting: pot pin 3 = CW = input end)



HPF sweepable 21–403 Hz, state-variable (KHN) high-pass, Q 0.707 SW11: latched = HPF in, else HIN




INSERT POSITION JUMPERS 1–2 = insert post-EQ (default); 2–3 on all three = insert pre-EQ




EQ Delta ED3344A/ED3151 values: HF shelf (U5B), HI-MID (U6A), LO-MID (U6B), LF (U7A); CW = boost

EQ MID TUNING KHN band-pass per mid band: summer (10K x3, BP via 2K2/10K), two integrators, A10K dual


HI-MID BAND-PASS (KHN), RV12 HI-MID FREQ: A10K dual, CW = higher



LO-MID BAND-PASS (KHN), RV14 LO-MID FREQ: A10K dual, CW = higher




FADER + POST-AMP (+10 dB: omit R38 for unity) JP1 = VCA bypass



VCA module option (DNP): J3, J4, R44; JP1 bridged without it


AUX SENDS PRE switch per pair (latched = pre): jumpers 1–2 = pre-fader, 2–3 = pre-EQ. SW13 DIR: aux 6 pot → direct out




ON / SOFT MUTE (2x J112 shunt, ~20 ms ramp) SW4: latched = channel ON, green LED

PFL (pre-fade) SW3: A–B = ON


OVERLOAD DETECTOR (+18 dBu)




INSERT (send = tip, return = ring, ring normalled to send) + return buffer



DIRECT OUT (level = aux 6 pot when DIR is latched; impedance-balanced TRS)




PAN + PAN BUFFERS (AC-coupled outputs)




PAN SWITCH SW14: latched = subgroups panned; unlatched = subgroups get POST, unpanned (MIX always panned)




ROUTING MATRIX 4K7 summing; DG413 at the bus end: assigned = bus, off = AGND. PVA2: pole A logic, pole B LED



POWER ENTRY, LOGIC SUPPLY, GROUNDS, DECOUPLING





MOTHERLOOM (Delta pinout; one header, crimped socket on a daisy-chained ribbon)

