POWER IN bench +−17 V (screw terminal), reverse Schottkys, PTC per rail to the ribbon; local VA / VL branches




RIBBON one 34−pin header, Delta pinout; unused buses (SUB 2−4, AUX 3−6) tied to AGND



CONFIG JP: GC REF 1−2 = D (ground cancel), 2−3 = A (plain, AGND); TIE: 22R from GCANCEL to AGND (test 3)



BUS AMPS MIX L/R, SUB 1, AUX 1/2: OPA1612 (4K7 or 22K) || 100p + re−inverter; PFL: OPA1656 22K || 100p + re−inverter



OUTPUTS each re−inverter −> 100R −> BNC; MIX L also −> DRV134 −> XLR male (balanced checks, test 11)



PFL DETECT comparator vs −0.50 V (one press gives 0.92 V on PFLDET; 2 x 1N4148 clamp, as the master), red LED



TEST POINTS



Bus amps as master_section_spec.md 2, 3, 12, 13, 18; GC REF jumper selects config D or A
Generated by tools/gen_jig.py from test_jig_spec.md v0.3 (section 2)

Sheet: /	
File: jig_master_stub.kicad_sch	
Title: Test jig — master stub (goa console)	
Size: User	Date: 2026−10−19 — **Rev: 0.3**
KiCad E.D.A. 10.0.7	Id: 1/1