Skip to content
TTA-Based Co-Design Environment (TCE) - Open ASIP tools
C C++ Makefile VHDL Assembly Python Other
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Type Name Latest commit message Commit time
Failed to load latest commit information.
tce CHANGES updates Aug 12, 2019
testsuite Add basic operations shr1_32 , shr2_32, shr4_32, shr8_32, shr16_32 Aug 12, 2019
.gitignore Added some ignore patterns. Jul 13, 2016

TTA-Based Co-Design Environment

TTA-based Co-Design Environment (TCE) is an open application-specific instruction-set processor (ASIP) toolset for design and programming of customized co-processors (typically programmable accelerators). It is based on the energy efficient Transport Triggered Architecture (TTA) processor template.

The toolset provides a complete retargetable co-design flow from high-level language programs down to FPGA/ASIC synthesizable processor RTL (VHDL and Verilog generation supported) and parallel program binaries.

Processor customization points include the register files, function units, supported operations, and the interconnection network.

TCE has been developed by several researchers (and research assistants) of Tampere University (Finland) and various other international contributors since the early 2003.


You can’t perform that action at this time.