Weekly assignment 2

Christian P.

September 18, 2020

Contents

1	Task 2: MemCpy but faster	1				
	Task 2: MemCpy but faster 1.1 Performance speedup:	2				
	1.1.1 The slow version	4				
	1.1.2 The fast version					
	1.1.3 Conclusion					
2	Task 3: Scanning reimagined 2.1 Performance speedup:					
3	Task 4: Scanning 2: electric bugaloo	4				
4	Task 5: Weekly 1 but in C++ 4.1 Speedup	7				
1	Task 2: MemCpy but faster					

In this task i am asked to improve a written "Copy from/to Global memory

from/to Shared memory. The given function(and replacement) is shown below:

```
template<class T, uint32_t CHUNK>
__device__ inline void
copyFromGlb2ShrMem( const uint32_t glb_offs
  , const uint32_t N
  , const T& ne
  , T* d_inp
  , volatile T* shmem_inp
) {
```

```
#pragma unroll
   for(uint32_t i=0; i<CHUNK; i++) {

// Was

// uint32_t loc_ind = threadIdx.x *chunk + i;
uint32_t loc_ind = threadIdx.x + (i*blockDim.x);

// Is now
uint32_t glb_ind = glb_offs + loc_ind;
T elm = ne;
if(glb_ind < N) {
   elm = d_inp[glb_ind];
}
shmem_inp[loc_ind] = elm;
   }
   __syncthreads(); // leave this here at the end!
}</pre>
```

Coalesced access requires each thread in a warp to execute sequential reads. To get this i had to find a way to index while adding idx: c + idx instead of idx * c1 + c2, using idx as part of a multiplication. With the rewrite shown above, we have a constant (i*blockDim) in the context of this single instruction) being added to the threadIds in every warp. Thus every thread in the warp will fetch a constant and it's id, resulting in 32 sequential integers being fetched from memory. Thus we get the added coalescence bonus.

1.1 Performance speedup:

SgmScan Inclusive AddI32: VALID result!

1.1.1 The slow version

```
[wbr220@a00333 cuda]$ make
...
Reduce GPU Kernel runs in: 3214 microsecs, GB/sec: 62.23
Reduce CPU Sequential runs in: 233958 microsecs, GB/sec: 0.85
Reduce: VALID result!

Scan Inclusive AddI32 GPU Kernel runs in: 2531 microsecs, GB/sec: 237.08
Scan Inclusive AddI32 CPU Sequential runs in: 42051 microsecs, GB/sec: 9.51
Scan Inclusive AddI32: VALID result!
```

SgmScan Inclusive AddI32 GPU Kernel runs in: 1772 microsecs, GB/sec: 395.06 SgmScan Inclusive AddI32 CPU Sequential runs in: 147676 microsecs, GB/sec: 2.71

1.1.2 The fast version

```
[wbr220@a00333 cuda]$ make
...

Reduce GPU Kernel runs in: 2835 microsecs, GB/sec: 70.55

Reduce CPU Sequential runs in: 232041 microsecs, GB/sec: 0.86

Reduce: VALID result!

Scan Inclusive AddI32 GPU Kernel runs in: 1791 microsecs, GB/sec: 335.03

Scan Inclusive AddI32 CPU Sequential runs in: 40986 microsecs, GB/sec: 9.76

Scan Inclusive AddI32: VALID result!

SgmScan Inclusive AddI32 GPU Kernel runs in: 1693 microsecs, GB/sec: 413.50

SgmScan Inclusive AddI32 CPU Sequential runs in: 145349 microsecs, GB/sec: 2.75

SgmScan Inclusive AddI32: VALID result!
```

1.1.3 Conclusion

The speedup is easily viewable in tests above, while no significant speedup is seen in the Int32 operators. I assume this is because only those functions make efficient use of the Global vs Shared memory

2 Task 3: Scanning reimagined

In this task i implement a parallel inclusive scan at WARP level. The algorithm to be implemented is explained in detail in the lecture notes for the second lab class, so the actual implementation is pretty trivial

```
template < class OP>
__device__ inline typename OP::RedElTp
scanIncWarp( volatile typename OP::RedElTp* ptr, const unsigned int idx ) {
    const unsigned int lane = idx & (WARP-1);
    #pragma unroll
    for(int d = 0; d < lgWARP; d++){ // Run 5 times deep
int h = 1 << d; // h = 2^d
if (lane >= h){// Only execute on the last 2^d threads in warp
    ptr[idx] = OP::apply(ptr[idx-h], ptr[idx]);
}

return OP::remVolatile(ptr[idx]);
```

}

2.1 Performance speedup:

After implementing the previous two optimizations, i present the following table: Where C = coalesced reads and W = warp-level optimization, and all results in microsecs

	!C !W	C !W	!C W	CW
Naive Reduce <int32> add</int32>	1371	1371	1371	1371
Optimized Reduce <int32 add<="" td=""><td>401</td><td>401</td><td>410</td><td>410</td></int32>	401	401	410	410
Naive Reduce <mssp></mssp>	4439	4439	4439	4439
Optimized Reduce <mssp></mssp>	3189	2833	2086	1732
Scan Inclusive AddI32	2515	1791	1763	1278
SgmScan Inclusive AddI32	1768	1694	1766	1695

3 Task 4: Scanning 2: electric bugaloo

In the function scanIncBlock we spot a nasty race condition when running with the max size of blocks(1024), the code in question looks like this initially:

```
template<class OP>
__device__ inline typename OP::RedElTp
scanIncBlock(volatile typename OP::RedElTp* ptr, const unsigned int idx) {
    const unsigned int lane = idx & (WARP-1);
    const unsigned int warpid = idx >> lgWARP;
    // 1. perform scan at warp level
    typename OP::RedElTp res = scanIncWarp<OP>(ptr,idx);
    __syncthreads();
    // 2. place the end-of-warp results in the first warp.
    if (lane == (WARP-1)) {
ptr[warpid] = OP::remVolatile(ptr[idx]);
    }
    __syncthreads();
    // 3. scan again the first warp
    if (warpid == 0) scanIncWarp<OP>(ptr, idx);
    __syncthreads();
    // 4. accumulate results from previous step;
    if (warpid > 0) {
res = OP::apply(ptr[warpid-1], res);
```

```
return res;
}
```

This being a race condition i start looking at step 2, since it contains both a read and a write in the same parallel instruction. Intuitively this can lead to some nasty bugs. Looking at the code, and knowing that the condition only occurs when bs=1024 i look at which array indices are calculated at this specific warp. I discover that when we are in the very last warp, the following holds: idx = 1023 and $warpid = \frac{idx+1}{32} - 1 = 31$. The trouble occurs because the last thread of the first warp has the values idx = 31, warpid = 0. When executing the code, the following two instructions are executed at the same time(although not in lockstep):

```
ptr[0] = ptr[31]
ptr[31] = ptr[1023]
```

And the race condition is now obvious. To fix this issue, i looked at step 4 where we pull out the values again, and realize that after the scan ptr[31] is never actually read out again, since it reads ptr[warpid-1] and there will never be a warpid = 32. A simple but working solution is then presented: just ignore the last warp when scanning in step three, since that value will never be used. The solution is then presented:

Another more robust fix could be to read the result into a temporary variable, sync the threads and the write it back in a seperate call. This does however add a possibly expensive call to "syncthreads" and an extraneous if statement.

4 Task 5: Weekly 1 but in C++

In the first weekly assignment, we wrote a flat version of sparse-matrix vector multiplication in Futhark. In this assignment we write the same flat algorithm in Cuda, using four kernels:

```
__global__ void
replicateO(int tot_size, char* flags_d) {
    // Fill the flags d [tot_size]char array with 0
    uint32_t gid = blockIdx.x * blockDim.x + threadIdx.x;
    if (gid < tot_size){
flags_d[gid] = 0;
    }
}
__global__ void
mkFlags(int mat_rows, int* mat_shp_sc_d, char* flags_d) {
// Essentially a cpp version of
/// let row_flg = scatter (replicate num_elms 0) shp_rot (replicate num_rows 1)
// Creating an array of flags corresponding to the scanned matrix shape array
    uint32_t gid = blockIdx.x * blockDim.x + threadIdx.x;
    if (gid < mat_rows){</pre>
if(gid == 0) // Base case
    flags_d[gid] = 0;
else{
    // Since we really want the right-shifted array, use
    // gid-1 instead of gid
    int tmp = mat_shp_sc_d[gid-1];
    flags_d[tmp] = 1;
}
    }
}
__global__ void
mult_pairs(int* mat_inds, float* mat_vals, float* vct, int tot_size, float* tmp_pairs)
    // Perform the actual matrix multiplication
    uint32_t gid = blockIdx.x * blockDim.x + threadIdx.x;
    if (gid < tot_size){</pre>
// mat_inds holds the column of the value
// Multiply $val * vct[column]
```

```
}
__global__ void
select_last_in_sgm(int mat_rows, int* mat_shp_sc_d, float* tmp_scan, float* res_vct_d)
    uint32_t gid = blockIdx.x * blockDim.x + threadIdx.x;
    // Extract the last value of each row
    if (gid < mat_rows){</pre>
// mat_shp_sc_d[gid] holds the index of the start of a row
// mat_shp_sc_d[gid]-1 is then be the index of the end of a row
res_vct_d[gid] = tmp_scan[mat_shp_sc_d[gid] - 1];
    }
}
   We also have to calculate the amount of blocks for our kernel calls:
// ReplicateO and mult_pais
                             = ((tot_size + (block_size - 1)) / block_size);
unsigned int num_blocks
// mkflags and select_last...
unsigned int num_blocks_shp = ((mat_rows + (block_size - 1)) / block_size);
The code above is taken from equivalent calculations in weekly 1
4.1
     Speedup
```

Running make run-spmv we see a very obvious speedup:

tmp_pairs[gid] = mat_vals[gid] * vct[mat_inds[gid]];

```
Testing Sparse-MatVec Mul with num-rows-matrix: 11033, vct-size: 2076, block size: 256
Vect_size: 2076, tot_size: 11511300 mat_rows: 11033
```

CPU Sparse Matrix-Vector Multiplication runs in: 11499 microsecs GPU Sparse Matrix-Vector Multiplication runs in: 16 microsecs

Sparse Mat-Vect Mult VALID RESULT