

system_i
accel
inst
g_model1.u_core
u_core
u_array
PE_logic[0].PE_matrix
mul_reg[0]_i_1
mul_reg[1]_i_1
mul_reg[2]_i_1
mul_reg[3]_i_1
mul_reg[4]_i_1
mul_reg[5]_i_1
mul_reg[6]_i_1
mul_reg[7]_i_1
mul_reg[8]_i_1
mul_reg[9]_i_1
mul_reg[10]_i_1
mul_reg[11]_i_1
mul_reg[12]_i_1
mul_reg[13]_i_1
mul_reg[14]_i_1
mul_reg[15]_i_1
mul_reg[30]_i_1
mul1_reg_i_1
mul1_reg_i_2
mul1_reg_i_3
mul1_reg_i_4
mul1_reg_i_5
mul1_reg_i_6
mul1_reg_i_7
mul1_reg_i_8
LUT2
LUT6
mul1_reg
DSP48E1
system_accel_0_PE
system_accel_0_PE_array
system_accel_0_axis_like_gemm_core
...7_shared_core_one_physical_experiment
...cel_0_axis_gemm_model1_experiment_top
system_accel_0
system