## Mark D Bellows

## markdbellows@gmail.com

507 250-1875

#### **Desired Positions:**

SOC Verification Engineer
Pre-Si Valid/Verif Engineer
IP Verification
Performance Modeling Engineer
Python Developer for Customer Debug Tools
System Software Validation Engineer
Applications Engineer
Consulting

Memory Logic Design and Validation Engineer
IP Validation Lead
IP Verification Engineer
Pre-Silicon Verification Engineer
RTL Verification Engineer
Verification Lead
Customer Facing Engineer

### **Professional Profile**

Experienced Computer Hardware Verification/Validation Engineer with 20+ Years Mentoring & Solving Vexing Problems. I have gained skills in Debug of SW/HW (Software (code) and Hardware (logic)) bugs, Cross-Functional Cross-Geographical Team Leadership, Developing / Implementing Tests, Training / Mentoring / Helping. I have experience in various computer languages such as C++, perl, python, VHDL, Verilog and would like to learn more. I have extensively used Linux, Unix & Windows. I like to organize people and methods and solve problems using automation and scripting.

# **Work History**

Intel Corporation, System Validation Engineer International Business Machines (IBM), Advisory Engineer

2014-current 1992-2014

### **Target Companies**

- Microsoft
- AMD
- Apple
- Qualcomm

- Cadence
- Hewlett Packard
- NVIDIA
- Small Mid Sized Companies, too