

Mark D Bellows
markdbellows@gmail.com
507 250-1875

Desired Positions:

SOC Verification Engineer	Memory Logic Design and Validation Engineer
Pre-Si Valid/Verif Engineer	IP Validation Lead
IP Verification	IP Verification Engineer
Performance Modelling Engineer	Pre-Silicon Verification Engineer
Python Developer for Customer Debug Tools	RTL Verification Engineer
System Software Validation Engineer	Verification Lead
Applications Engineer	Customer Facing Engineer

Professional Profile

Experienced Computer Hardware Verification/Validation Engineer with 20+ Years Mentoring & Solving Vexing Problems. I have gained skills in Debug of SW/HW (Software (code) and Hardware (logic)) bugs, Cross-Functional Cross-Geographical Team Leadership, Developing / Implementing Tests, Training / Mentoring / Helping. I have experience in various computer languages such as C++, perl, python, VHDL, Verilog and would like to learn more. I have extensively used Linux, Unix & Windows. I like to organize people and methods and solve problems using automation and scripting.

Work History

Intel Corporation, System Validation Engineer	2014-current
International Business Machines (IBM), Advisory Engineer	1992-2014

Target Companies

- | | |
|--|--|
| <ul style="list-style-type: none">• Microsoft• AMD• Apple• Qualcomm | <ul style="list-style-type: none">• Cadence• Hewlett Packard• NVIDIA• Small - Mid Sized Companies too |
|--|--|