High Level Synthesis

2020 - 2021


Ando Ki, Ph.D. adki@future-ds.com


Table of contents

- Behavioral synthesis
- High-level design
- HLS: High-level synthesis
- HW/SW partitioning
- SW/HW Partitioning & Coding
- Short History of High-Level Synthesis
- Hardware-Oriented High-Level Languages
 - Other High-Level Design Flows
- Pure Untimed C/C++ Design Flow
- SystemC -based design-flow alternatives
- Levels of Abstraction in FPGA Design
- High-Level Synthesis vs. Logic Synthesis
- Algorithm and Interface Synthesis
- Xilinx Vivado HLS
- Xilinx Vivado HLS design flow
- References


Copyright (c) Ando Ki

HW design flow: 하드웨어 설계흐름





Behavioral synthesis



Behavioral synthesis is an automated design process that interprets an algorithmic description of a desired behavior and creates hardware that implements that behavior. It is used as part of a behavioral design flow that promises to raise the level of abstraction of the design process.

행위수준 합성은 자동화된 설계 프로세서 로써, 행위의 알고리즘 기술을 분석하여 해당 행위를 하드웨어로 구현하는 것임. 행위수준 설계흐름의 한 방법으로써 설계 프로세서의 추상화수준으로 높일 수 있는 방법이다.

Copyright (c) Ando K

High-level design

- Higher level of abstraction
 - ▶ 추상화 수준을 높게 할 필요가 있음
- Modeling complex designs
 - ▶ 복잡한 설계를 모델링 할 필요가 있음
- Reduce design efforts
 - ▶ 설계 노력을 줄이는 것이 필요함
- Fast turnaround time
 - ▶ 턴어라운드 시간(한 번 설계를 마치는 시간)을 줄일 필요가 있음
- Technology independence
 - ▶ 구현기술에 독립적일 필요가 있음
- Ease of HW/SW partitioning
 - ▶ HW/SW 분할을 쉽게할 필요가 있음


Copyright (c) Ando Ki


HLS: High-level synthesis

- High-level synthesis (HLS),
 - sometimes referred to as C synthesis, electronic system-level (ESL) synthesis, algorithmic synthesis, or behavioral synthesis,
 - ▶ is an automated design process that interprets an algorithmic description of a desired behavior and creates digital hardware that implements that behavior.
 - Behavioral synthesis

Copyright (c) Ando Ki

Copyright (c) Ando Ki





Short History of High-Level Synthesis


- Generation 1 (1980s-early 1990s): research period
- Generation 2 (mid 1990s-early 2000s):
 - ▶ Commercial tools from Synopsys, Cadence, Mentor Graphics, etc.
 - ► Input languages: behavioral HDLs
 - ► Target: ASIC
 - ▶ Outcome: Commercial failure
- Generation 3 (from early 2000s):
 - Domain oriented commercial tools: in particular for DSP
 - ▶ Input languages: C, C++, C-like languages (Impulse C, Handel C, etc.), Matlab + Simulink, Bluespec
 - ▶ Target: FPGA, ASIC, or both
 - Outcome: First success stories

Copyright (c) Ando Ki

Hardware-Oriented High-Level Languages

- C-Based System level languages
 - Commercial
 - Handel C -- Celoxica Ltd.
 - Impulse C -- Impulse Accelerated Technologies

 - SystemC -- The Open SystemC Initiative
 - Research
 - Streams-C -- Los Alamos National Laboratory
 - SA-C -- Colorado State University, University of California, Riverside, Khoral Research, Inc.
 - SpecC University of California, Irvine and SpecC Technology Open Consortium



Copyright (c) Ando Ki


11


Other High-Level Design Flows


- Matlab-based
 - AccelChip DSP Synthesis -- AccelChip
 - System Generator for DSP -- Xilinx
- GUI Data-Flow based
 - ▶ Corefire -- Annapolis Microsystems
- Java-based
 - ▶ Commercial
 - ⇒ Forge -- Xilinx
 - Research
 - JHDL Brigham Young University


Copyright (c) Ando Ki


Pure Untimed C/C++ Design Flow Verilog / Gate-level User interaction VHDL RTL **Synthesis** netlist and guidence ASIC target Pure C/C++ Auto-generated, Pure C/C++ **Synthesis** implementation-specific **FPGA** target - Non-implementation-specific Verilog / RTL LUT/CLB-- Easy to create VHDL RTL **Synthesis** level netlist - Fast to simulate - Easy to modify E.g., Mentor Graphics Catapult C automatically converts un-timed C/C++ descriptions into synthesizable RTL.











Xilinx Vivado HLS design flow Functional Verification Crest Inputs Cr

References

- Vivado Design Suite Tutorial, High-Level Synthesis, UG871
- Vivado Design Suite User Guide, High-Level Synthesis, UG902
- Introduction to FPGA Design with Vivado High-Level Synthesis, UG998
- A Zynq Accelerator for Floating Point Matrix multiplication Designed with Vivado HLS, XAPP1170
- The Design Warrior's Guide to FPGAs Devices, Tools, and Flows.

Copyright (c) Ando Ki