딥러닝 기초와 FPGA 구현


-- Deep learning from basic and implementation on FPGA --

기안도

adki@future-ds.com


2022년6월30일 ~ 7월1일


1



Design flow for deep learning network Model Gevelopment Train, Validation, Annotation Computer Training Traini

3





Two approaches for HW-assisted

Application specific

RTL generating
Utilize neural network IP

Sixed structure that contains programmable or configurable neural network IP


Application specific

Fixed structure that contains programmable or configurable neural network IP

Application specific

Fixed structure that contains programmable or configurable neural network IP


Design flow for a specific network for HW




7


What have been covered

■ Convolution, Pooling













_




DLR: Deep Learning Routine high-level synthesizable C/C++ routines for deep learning inference network. https://github.com/github-fds/Deep_Learning_Routines Activation ► Click to expand this section Deep Learning Routines Concatenation ► Click to expand this section Convolution C/C++ test routines Python/PyTorch test routines Python wrapper Deconvolution Future Design Systems' CON-FMC ► Click to expand this section RTL simulator Co-simulator Linear (Fully connected) Verilog test-bench ► Click to expand this section Normalization ► Click to expand this section FGPA Pooling ► Click to expand this section Copyright (c) Ando Ki









㈜퓨쳐디자인시스템 34051 대전광역시 유성구 문지로 193, KAIST 문지캠퍼스, F723호 (042) 864-0211~0212 / contact@future-ds.com / www.future-ds.com

Future Design Systems, Inc.

Faculty Wing F723, KAIST Munji Campus, 193 Munji-ro, Yuseong-gu, Daejeon 34051, Korea +82-042-864-0211~0212 / contact@future-ds.com / www.future-ds.com



