



## 1. Description

### 1.1. Project

Project Name	F407-EFALCON4
Board Name	custom
Generated with:	STM32CubeMX 6.2.1
Date	05/11/2021


### 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F407/417
MCU name	STM32F407VGTx
MCU Package	LQFP100
MCU Pin number	100

### 1.3. Core(s) information

Core(s)	Arm Cortex-M4
---------	---------------

## 2. Pinout Configuration




### 3. Pins Configuration

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
4	PE5	I/O	TIM9_CH1	
6	VBAT	Power		
10	VSS	Power		
11	VDD	Power		
12	PH0-OSC_IN	I/O	RCC_OSC_IN	
13	PH1-OSC_OUT	I/O	RCC_OSC_OUT	
14	NRST	Reset		
17	PC2	I/O	SPI2_MISO	
18	PC3	I/O	SPI2_MOSI	
19	VDD	Power		
20	VSSA	Power		
21	VREF+	Power		
22	VDDA	Power		
23	PA0-WKUP	I/O	UART4_TX	
24	PA1	I/O	TIM5_CH2	
25	PA2	I/O	TIM5_CH3	
26	PA3	I/O	TIM5_CH4	
27	VSS	Power		
28	VDD	Power		
30	PA5	I/O	SPI1_SCK	
31	PA6	I/O	TIM13_CH1	
32	PA7	I/O	SPI1_MOSI	
35	PB0	I/O	TIM3_CH3	
40	PE9	I/O	TIM1_CH1	
44	PE13	I/O	TIM1_CH3	
47	PB10	I/O	USART3_TX	
48	PB11	I/O	USART3_RX	
49	VCAP_1	Power		
50	VDD	Power		
52	PB13	I/O	SPI2_SCK	
53	PB14	I/O	TIM12_CH1	
59	PD12	I/O	TIM4_CH1	
61	PD14	I/O	TIM4_CH3	
63	PC6	I/O	TIM8_CH1	
64	PC7	I/O	TIM8_CH2	
65	PC8	I/O	SDIO_D0	

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
66	PC9	I/O	SDIO_D1	
68	PA9	I/O	USART1_TX	
69	PA10	I/O	USART1_RX	
72	PA13	I/O	SYS_JTMS-SWDIO	
73	VCAP_2	Power		
74	VSS	Power		
75	VDD	Power		
76	PA14	I/O	SYS_JTCK-SWCLK	
78	PC10	I/O	SDIO_D2	
79	PC11	I/O	SDIO_D3	
80	PC12	I/O	SDIO_CK	
83	PD2	I/O	SDIO_CMD	
86	PD5	I/O	USART2_TX	
87	PD6	I/O	USART2_RX	
90	PB4	I/O	SPI1_MISO	
91	PB5	I/O	TIM3_CH2	
92	PB6	I/O	I2C1_SCL	
93	PB7	I/O	I2C1_SDA	
94	BOOT0	Boot		
95	PB8	I/O	TIM10_CH1	
96	PB9	I/O	TIM11_CH1	
99	VSS	Power		
100	VDD	Power		

## 4. Clock Tree Configuration



## 5. Software Project

### 5.1. Project Settings

Name	Value
Project Name	F407-EFALCON4
Project Folder	C:\Users\LENOVO\STM32CubeIDE\workspace_1.5.0\F407-EFALCON4
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F4 V1.26.1
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

### 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

### 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	MX_GPIO_Init	GPIO
2	SystemClock_Config	RCC
3	MX_I2C1_Init	I2C1
4	MX_SDIO_MMC_Init	SDIO
5	MX_SPI1_Init	SPI1
6	MX_SPI2_Init	SPI2
7	MX_TIM1_Init	TIM1
8	MX_TIM3_Init	TIM3
9	MX_TIM4_Init	TIM4
10	MX_TIM5_Init	TIM5
11	MX_TIM8_Init	TIM8

Rank	Function Name	Peripheral Instance Name
12	MX_TIM9_Init	TIM9
13	MX_TIM10_Init	TIM10
14	MX_TIM11_Init	TIM11
15	MX_TIM12_Init	TIM12
16	MX_TIM13_Init	TIM13
17	MX_UART4_Init	UART4
18	MX_USART1_UART_Init	USART1
19	MX_USART2_UART_Init	USART2
20	MX_USART3_UART_Init	USART3



## 6. Power Consumption Calculator report

### 6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F407/417
MCU	STM32F407VGTx
Datasheet	DS8626_Rev8

### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

### 6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


#### 6.4. Sequence

<b>Step</b>	Step1	Step2
<b>Mode</b>	RUN	STOP
<b>Vdd</b>	3.3	3.3
<b>Voltage Source</b>	Battery	Battery
<b>Range</b>	Scale1-High	No Scale
<b>Fetch Type</b>	FLASH	n/a
<b>CPU Frequency</b>	168 MHz	0 Hz
<b>Clock Configuration</b>	HSE PLL	Regulator LP Flash-PwrDwn
<b>Clock Source Frequency</b>	4 MHz	0 Hz
<b>Peripherals</b>		
<b>Additional Cons.</b>	0 mA	0 mA
<b>Average Current</b>	46 mA	280 $\mu$ A
<b>Duration</b>	0.1 ms	0.9 ms
<b>DMIPS</b>	210.0	0.0
<b>Ta Max</b>	98.47	104.96
<b>Category</b>	In DS Table	In DS Table

#### 6.5. Results

Sequence Time	1 ms	Average Current	4.85 mA
Battery Life	29 days, 4 hours	Average DMIPS	210.0 DMIPS

#### 6.6. Chart



## 7. Peripherals and Middlewares Configuration

### 7.1. I2C1

#### I2C: I2C

##### 7.1.1. Parameter Settings:

###### Master Features:

I2C Speed Mode	Standard Mode
I2C Clock Speed (Hz)	100000

###### Slave Features:

Clock No Stretch Mode	Disabled
Primary Address Length selection	7-bit
Dual Address Acknowledged	Disabled
Primary slave address	0
General Call address detection	Disabled

### 7.2. RCC

#### High Speed Clock (HSE): Crystal/Ceramic Resonator

##### 7.2.1. Parameter Settings:

###### System Parameters:

VDD voltage (V)	3.3
Instruction Cache	Enabled
Prefetch Buffer	Enabled
Data Cache	Enabled
Flash Latency(WS)	0 WS (1 CPU cycle)

###### RCC Parameters:

HSI Calibration Value	16
HSE Startup Timeout Value (ms)	100
LSE Startup Timeout Value (ms)	5000

###### Power Parameters:

Power Regulator Voltage Scale	Power Regulator Voltage Scale 1
-------------------------------	---------------------------------

### 7.3. SDIO

#### Mode: MMC 4 bits Wide bus

##### 7.3.1. Parameter Settings:

**SDIO parameters:**

Clock transition on which the bit capture is made	Rising transition
SDIO Clock divider bypass	Disable
SDIO Clock output enable when the bus is idle	Disable the power save for the clock
SDIO hardware flow control	The hardware control flow is disabled
SDIOCLK clock divide factor	0

## 7.4. SPI1

### Mode: Full-Duplex Master

#### 7.4.1. Parameter Settings:

**Basic Parameters:**

Frame Format	Motorola
Data Size	8 Bits
First Bit	MSB First

**Clock Parameters:**

Prescaler (for Baud Rate)	2
Baud Rate	<b>8.0 MBits/s *</b>
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

**Advanced Parameters:**

CRC Calculation	Disabled
NSS Signal Type	Software

## 7.5. SPI2

### Mode: Full-Duplex Master

#### 7.5.1. Parameter Settings:

**Basic Parameters:**

Frame Format	Motorola
Data Size	8 Bits
First Bit	MSB First

**Clock Parameters:**

Prescaler (for Baud Rate)	2
Baud Rate	<b>8.0 MBits/s *</b>
Clock Polarity (CPOL)	Low

Clock Phase (CPHA) 1 Edge

**Advanced Parameters:**

CRC Calculation Disabled

NSS Signal Type Software

## 7.6. SYS

**Debug: Serial Wire**

**Timebase Source: SysTick**

## 7.7. TIM1

**Channel1: Input Capture direct mode**

**Channel2: Input Capture indirect mode**

**Channel3: Input Capture direct mode**

**Channel4: Input Capture indirect mode**

### 7.7.1. Parameter Settings:

**Counter Settings:**

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 65535

Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 8 bits value) 0

auto-reload preload Disable

**Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

**Input Capture Channel 1:**

Polarity Selection Rising Edge

IC Selection Direct

Prescaler Division Ratio No division

Input Filter (4 bits value) 0

**Input Capture Channel 2:**

Polarity Selection Rising Edge

IC Selection Indirect

Prescaler Division Ratio No division

**Input Capture Channel 3:**

Polarity Selection Rising Edge

IC Selection Direct

Prescaler Division Ratio	No division
Input Filter (4 bits value)	0

#### Input Capture Channel 4:

Polarity Selection	Rising Edge
IC Selection	Indirect
Prescaler Division Ratio	No division

## 7.8. TIM3

**Channel1: Input Capture indirect mode**

**Channel2: Input Capture direct mode**

**Channel3: Input Capture direct mode**

**Channel4: Input Capture indirect mode**

### 7.8.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	65535
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### Input Capture Channel 1:

Polarity Selection	Rising Edge
IC Selection	Indirect
Prescaler Division Ratio	No division

#### Input Capture Channel 2:

Polarity Selection	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter (4 bits value)	0

#### Input Capture Channel 3:

Polarity Selection	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter (4 bits value)	0

#### Input Capture Channel 4:

Polarity Selection	Rising Edge
--------------------	-------------

IC Selection	Indirect
Prescaler Division Ratio	No division

## 7.9. TIM4

**Channel1: Input Capture direct mode**

**Channel2: Input Capture indirect mode**

**Channel3: Input Capture direct mode**

**Channel4: Input Capture indirect mode**

### 7.9.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	65535
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### **Input Capture Channel 1:**

Polarity Selection	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter (4 bits value)	0

#### **Input Capture Channel 2:**

Polarity Selection	Rising Edge
IC Selection	Indirect
Prescaler Division Ratio	No division

#### **Input Capture Channel 3:**

Polarity Selection	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter (4 bits value)	0

#### **Input Capture Channel 4:**

Polarity Selection	Rising Edge
IC Selection	Indirect
Prescaler Division Ratio	No division



## 7.10. TIM5

### Channel2: PWM Generation CH2

### Channel3: PWM Generation CH3

### Channel4: PWM Generation CH4

#### 7.10.1. Parameter Settings:

##### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value )	4294967295
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

##### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

##### PWM Generation Channel 2:

Mode	PWM mode 1
Pulse (32 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High

##### PWM Generation Channel 3:

Mode	PWM mode 1
Pulse (32 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High

##### PWM Generation Channel 4:

Mode	PWM mode 1
Pulse (32 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High

## 7.11. TIM8

### Channel1: PWM Generation CH1

## Channel2: PWM Generation CH2

### 7.11.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	65535
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 8 bits value)	0
auto-reload preload	Disable

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### Break And Dead Time management - BRK Configuration:

BRK State	Disable
BRK Polarity	High

#### Break And Dead Time management - Output Configuration:

Automatic Output State	Disable
Off State Selection for Run Mode (OSSR)	Disable
Off State Selection for Idle Mode (OSSI)	Disable
Lock Configuration	Off

#### PWM Generation Channel 1:

Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

#### PWM Generation Channel 2:

Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

## 7.12. TIM9

### Channel1: Input Capture direct mode

## Channel2: Input Capture indirect mode

### 7.12.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	65535
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### Input Capture Channel 1:

Polarity Selection	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter (4 bits value)	0

#### Input Capture Channel 2:

Polarity Selection	Rising Edge
IC Selection	Indirect
Prescaler Division Ratio	No division

## 7.13. TIM10

### mode: Activated

### Channel1: PWM Generation CH1

### 7.13.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	65535
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### PWM Generation Channel 1:

Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High

## 7.14. TIM11

**mode: Activated**

**Channel1: PWM Generation CH1**

### 7.14.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	65535
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### **PWM Generation Channel 1:**

Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High

## 7.15. TIM12

**Channel1: Input Capture direct mode**

**Channel2: Input Capture indirect mode**

### 7.15.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	65535
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### **Input Capture Channel 1:**

Polarity Selection	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter (4 bits value)	0

#### **Input Capture Channel 2:**

Polarity Selection	Rising Edge
IC Selection	Indirect

Prescaler Division Ratio

No division

## 7.16. TIM13

**mode: Activated**

**Channel1: PWM Generation CH1**

### 7.16.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	65535
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### **PWM Generation Channel 1:**

Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High

## 7.17. UART4

**Mode: Single Wire (Half-Duplex)**

### 7.17.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

#### **Advanced Parameters:**

Data Direction	<b>Receive Only *</b>
Over Sampling	16 Samples

## 7.18. USART1

## Mode: Asynchronous

### 7.18.1. Parameter Settings:

#### Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

#### Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples

## 7.19. USART2

### Mode: Asynchronous

#### 7.19.1. Parameter Settings:

#### Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

#### Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples

## 7.20. USART3

### Mode: Asynchronous

#### 7.20.1. Parameter Settings:

#### Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

#### Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples

\* User modified value

## 8. System Configuration

### 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
I2C1	PB6	I2C1_SCL	Alternate Function Open Drain	Pull-up	<b>Very High</b> *	
	PB7	I2C1_SDA	Alternate Function Open Drain	Pull-up	<b>Very High</b> *	
RCC	PH0-OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1-OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SDIO	PC8	SDIO_D0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC9	SDIO_D1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC10	SDIO_D2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC11	SDIO_D3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC12	SDIO_CK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD2	SDIO_CMD	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
SPI1	PA5	SPI1_SCK	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High</b> *	
	PA7	SPI1_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High</b> *	
	PB4	SPI1_MISO	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High</b> *	
SPI2	PC2	SPI2_MISO	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High</b> *	
	PC3	SPI2_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High</b> *	
	PB13	SPI2_SCK	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High</b> *	
SYS	PA13	SYS_JTMS-SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK-SWCLK	n/a	n/a	n/a	
TIM1	PE9	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE13	TIM1_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM3	PB0	TIM3_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB5	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM4	PD12	TIM4_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	



IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PD14	TIM4_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM5	PA1	TIM5_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA2	TIM5_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA3	TIM5_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC6	TIM8_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM8	PC7	TIM8_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE5	TIM9_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM10	PB8	TIM10_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM11	PB9	TIM11_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM12	PB14	TIM12_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM13	PA6	TIM13_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
UART4	PA0-WKUP	UART4_TX	Alternate Function Open Drain	Pull-up	Very High *	
USART1	PA9	USART1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PA10	USART1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
USART2	PD5	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PD6	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
USART3	PB10	USART3_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB11	USART3_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	

## 8.2. DMA configuration

nothing configured in DMA service

### 8.3. NVIC configuration

#### 8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
TIM1 break interrupt and TIM9 global interrupt	unused		
TIM1 update interrupt and TIM10 global interrupt	unused		
TIM1 trigger and commutation interrupts and TIM11 global interrupt	unused		
TIM1 capture compare interrupt	unused		
TIM3 global interrupt	unused		
TIM4 global interrupt	unused		
I2C1 event interrupt	unused		
I2C1 error interrupt	unused		
SPI1 global interrupt	unused		
SPI2 global interrupt	unused		
USART1 global interrupt	unused		
USART2 global interrupt	unused		
USART3 global interrupt	unused		
TIM8 break interrupt and TIM12 global interrupt	unused		
TIM8 update interrupt and TIM13 global interrupt	unused		
TIM8 trigger and commutation interrupts and TIM14 global interrupt	unused		
TIM8 capture compare interrupt	unused		
SDIO global interrupt	unused		
TIM5 global interrupt	unused		
UART4 global interrupt	unused		
FPU global interrupt	unused		

### 8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true

\* User modified value

## 9. System Views

### 9.1. Category view

#### 9.1.1. Current

Middleware						
System Core	Analog	Timers	Connectivity	Multimedia	Security	Computing
DMA		TIM1 ✓	I2C1 ✓			
GPIO ✓		TIM3 ✓	SDIO ✓			
IVVIC ✓		TIM4 ✓	SP1 ✓			
RCC ✓		TIM5 ✓	SPI2 ✓			
SYS ✓		TIM8 ✓	UART4 ✓			
		TIM9 ✓	USART1 ✓			
		TIM10 ✓	USART2 ✓			
		TIM11 ✓	USART3 ✓			
		TIM12 ✓				
		TIM13 ✓				

## 10. Docs & Resources

Type	Link
Datasheet	<a href="http://www.st.com/resource/en/datasheet/DM00037051.pdf">http://www.st.com/resource/en/datasheet/DM00037051.pdf</a>
Reference manual	<a href="http://www.st.com/resource/en/reference_manual/DM00031020.pdf">http://www.st.com/resource/en/reference_manual/DM00031020.pdf</a>
Programming manual	<a href="http://www.st.com/resource/en/programming_manual/DM00046982.pdf">http://www.st.com/resource/en/programming_manual/DM00046982.pdf</a>
Errata sheet	<a href="http://www.st.com/resource/en/errata_sheet/DM00037591.pdf">http://www.st.com/resource/en/errata_sheet/DM00037591.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00167594.pdf">http://www.st.com/resource/en/application_note/CD00167594.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00211314.pdf">http://www.st.com/resource/en/application_note/CD00211314.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00249778.pdf">http://www.st.com/resource/en/application_note/CD00249778.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00259245.pdf">http://www.st.com/resource/en/application_note/CD00259245.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00264321.pdf">http://www.st.com/resource/en/application_note/CD00264321.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00264342.pdf">http://www.st.com/resource/en/application_note/CD00264342.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00264379.pdf">http://www.st.com/resource/en/application_note/CD00264379.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00024853.pdf">http://www.st.com/resource/en/application_note/DM00024853.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00025071.pdf">http://www.st.com/resource/en/application_note/DM00025071.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00040802.pdf">http://www.st.com/resource/en/application_note/DM00040802.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00040808.pdf">http://www.st.com/resource/en/application_note/DM00040808.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00042534.pdf">http://www.st.com/resource/en/application_note/DM00042534.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00046011.pdf">http://www.st.com/resource/en/application_note/DM00046011.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00050879.pdf">http://www.st.com/resource/en/application_note/DM00050879.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00072315.pdf">http://www.st.com/resource/en/application_note/DM00072315.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00073742.pdf">http://www.st.com/resource/en/application_note/DM00073742.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00073853.pdf">http://www.st.com/resource/en/application_note/DM00073853.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00080497.pdf">http://www.st.com/resource/en/application_note/DM00080497.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00081379.pdf">http://www.st.com/resource/en/application_note/DM00081379.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00115714.pdf">http://www.st.com/resource/en/application_note/DM00115714.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00123028.pdf">http://www.st.com/resource/en/application_note/DM00123028.pdf</a>

Application note [http://www.st.com/resource/en/application\\_note/DM00129215.pdf](http://www.st.com/resource/en/application_note/DM00129215.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00154959.pdf](http://www.st.com/resource/en/application_note/DM00154959.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00160482.pdf](http://www.st.com/resource/en/application_note/DM00160482.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00213525.pdf](http://www.st.com/resource/en/application_note/DM00213525.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00220769.pdf](http://www.st.com/resource/en/application_note/DM00220769.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00257177.pdf](http://www.st.com/resource/en/application_note/DM00257177.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00272912.pdf](http://www.st.com/resource/en/application_note/DM00272912.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00226326.pdf](http://www.st.com/resource/en/application_note/DM00226326.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00236305.pdf](http://www.st.com/resource/en/application_note/DM00236305.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00263732.pdf](http://www.st.com/resource/en/application_note/DM00263732.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00281138.pdf](http://www.st.com/resource/en/application_note/DM00281138.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00296349.pdf](http://www.st.com/resource/en/application_note/DM00296349.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00327191.pdf](http://www.st.com/resource/en/application_note/DM00327191.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00354244.pdf](http://www.st.com/resource/en/application_note/DM00354244.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00373474.pdf](http://www.st.com/resource/en/application_note/DM00373474.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00315319.pdf](http://www.st.com/resource/en/application_note/DM00315319.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00380469.pdf](http://www.st.com/resource/en/application_note/DM00380469.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00395696.pdf](http://www.st.com/resource/en/application_note/DM00395696.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00431633.pdf](http://www.st.com/resource/en/application_note/DM00431633.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00493651.pdf](http://www.st.com/resource/en/application_note/DM00493651.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00536349.pdf](http://www.st.com/resource/en/application_note/DM00536349.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00725181.pdf](http://www.st.com/resource/en/application_note/DM00725181.pdf)