International Rectifier

- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Lead-Free


Description

Seventh Generation HEXFET® Power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.


The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

IRF1404PbF

HEXFET® Power MOSFET



V _{DSS} = 40V	,
$R_{\rm DS(on)} = 0.00$	4Ω
I _D = 202A®)



Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	2026	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	143⑥	A
I _{DM}	Pulsed Drain Current ①	808	
P _D @T _C = 25°C	Power Dissipation	333	W
	Linear Derating Factor	2.2	W/°C
V _{GS}	Gate-to-Source Voltage	± 20	V
E _{AS}	Single Pulse Avalanche Energy®	620	mJ
I _{AR}	Avalanche Current	See Fig.12a, 12b, 15, 16	Α
E _{AR}	Repetitive Avalanche Energy⑦		mJ
dv/dt	Peak Diode Recovery dv/dt ③	1.5	V/ns
T _J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range	-55 to + 175	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)	

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		0.45	
R _{θCS}	Case-to-Sink, Flat, Greased Surface	0.50		°C/W
$R_{\theta JA}$	Junction-to-Ambient		62	

IRF1404PbF

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	· · · · · · · · · · · · · · · · · · ·					· · ·
	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	40			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.039		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		0.0035	0.004	Ω	V _{GS} = 10V, I _D = 121A ④
V _{GS(th)}	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
g _{fs}	Forward Transconductance	76			S	$V_{DS} = 25V, I_D = 121A$
lass	Drain-to-Source Leakage Current			20	μA	$V_{DS} = 40V, V_{GS} = 0V$
I _{DSS}	Diali-10-30dice Leakage Odiferit			250	μΑ	$V_{DS} = 32V, V_{GS} = 0V, T_{J} = 150^{\circ}C$
1	Gate-to-Source Forward Leakage			200	nA	V _{GS} = 20V
IGSS	Gate-to-Source Reverse Leakage			-200	nA	V _{GS} = -20V
Qg	Total Gate Charge		131	196		I _D = 121A
Q _{gs}	Gate-to-Source Charge		36		nC	$V_{DS} = 32V$
Q _{gd}	Gate-to-Drain ("Miller") Charge		37	56		V _{GS} = 10V⊕
t _{d(on)}	Turn-On Delay Time		17			$V_{DD} = 20V$
t _r	Rise Time		190			I _D = 121A
t _{d(off)}	Turn-Off Delay Time		46		ns	$R_G = 2.5\Omega$
tf	Fall Time		33			$R_D = 0.2\Omega$ ④
	Internal Drain Industrance		4.5			Between lead,
L _D	Internal Drain Inductance		4.5		- LU	6mm (0.25in.)
	Literation and the state of		7.5		nH	from package
L _S	Internal Source Inductance		7.5			and center of die contact
C _{iss}	Input Capacitance		5669			V _{GS} = 0V
Coss	Output Capacitance		1659		pF	$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance		223			f = 1.0MHz, See Fig. 5
C _{oss}	Output Capacitance		6205]	$V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0MHz$
Coss	Output Capacitance		1467]	$V_{GS} = 0V, V_{DS} = 32V, f = 1.0MHz$
Coss eff.	Effective Output Capacitance ⑤		2249		1 1	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 32V$

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			2000		MOSFET symbol
	(Body Diode)			202⑥	Α	showing the
I _{SM}	Pulsed Source Current			000		integral reverse
	(Body Diode) ①			808		p-n junction diode.
V_{SD}	Diode Forward Voltage			1.5	V	$T_J = 25^{\circ}C$, $I_S = 121A$, $V_{GS} = 0V$ ④
t _{rr}	Reverse Recovery Time		78	117	ns	T _J = 25°C, I _F = 121A
Q _{rr}	Reverse RecoveryCharge		163	245	nC	di/dt = 100A/µs ④
t _{on}	Forward Turn-On Time	Intr	insic tu	rn-on ti	me is ne	egligible (turn-on is dominated by L _S +L _D)

Notes

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- $\begin{tabular}{ll} \hline @ Starting $T_J=25^\circ C$, $L=85\mu H$ \\ $R_G=25\Omega$, $I_{AS}=121A$. (See Figure 12) \\ \hline \end{tabular}$
- $\ \Im \ I_{SD} \leq 121A, \ di/dt \leq 130A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_{J} \leq 175^{\circ}C$
- 4 Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.
- $\ \ \, \ \, C_{oss}$ eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}
- © Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 75A.

IRF1404PbF




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics





Fig 4. Normalized On-Resistance Vs. Temperature



V_{DS}, Drain-to-Source Voltage (V)

Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 8. Maximum Safe Operating Area

IRF1404PbF




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. | Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 14. Threshold Voltage Vs. Temperature




Fig 15. Typical Avalanche Current Vs.Pulsewidth




Fig 16. Maximum Avalanche Energy Vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 15, 16: (For further info, see AN-1005 at www.irf.com)


- 1. Avalanche failures assumption:
- Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
- Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded.
- Equation below based on circuit and waveforms shown in Figures 12a, 12b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 15, 16).
 - t_{av} = Average time in avalanche.
 - D = Duty cycle in avalanche = $t_{av} \cdot f$


 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see figure 11)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{av}) = \triangle T / \; Z_{thJC} \\ I_{av} &= 2\triangle T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$

7

Peak Diode Recovery dv/dt Test Circuit





* V_{GS} = 5V for Logic Level Devices

Fig 17. For N-channel HEXFET® Power MOSFETs


International

TOR Rectifier

IRF1404PbF

TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



NOTES	,
1	DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
2	DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
3	LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
4,-	DIMENSION D. D1 & E DO NOT INCLUDE WOLD FLASH, WOLD FLASH
	SHALL NOT EXCEED .005" (0.127) PER SIDE, THESE DIMENSIONS ARE
Λ.	MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
<u>∕5.</u> -}	DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY.
6	CONTROLLING DIMENSION : INCHES.
7,-	THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
8	DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING
	AND SINGULATION IRREGULARITIES ARE ALLOWED.
9	OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (max.) AND D2 (m
	WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLING

	DIMENSIONS					
	HES	INC	E TERS	MILLIV	SYMBOL	
NOTES	MAX.	MN.	MAX.	MN.		
	.190	.140	4.83	3.56	A	
	.055	.020	1.40	0.51	A1	
	.115	.080	2.92	2.03	A2	
	.040	.015	1,01	0.38	ь	
5	.038	.015	0.97	0.38	ь1	
	.070	.045	1.78	1,14	b2	
5	.068	.045	1.73	1,14	b3	
	.024	.014	0.61	0.36	c	
5	.022	.014	0.56	0.36	c1	
4	.650	.560	16.51	14.22	D	
	.355	.330	9.02	8.38	D1	
7	.507	.460	12.88	11.68	D2	
4,7	.420	.380	10.67	9.65	Ε	
7	.350	.270	8.89	6.86	E1	
8	.030	-	0.76	-	E2	
	BSC	.100	2.54 BSC		e	
	BSC	.200	5.08 BSC		e1	
7.8	.270	.230	6.86	5.84	H1	
	.580	.500	14.73	12.70	L	
3	.160	.140	4.06	3.56	L1	
	.161	.139	4.08	3.54	øP	
	.135	.100	3.42	2,54	Q	


LEAD ASSOCIATIONS
HEATEL

1. GATE
2. DRAM
3. SOURCE

CRIS. CAPACK
1. CAIT
2. COLLECTOR
3. CHATTER

DROKES
1. AMODE
2. CAPACK
2. CAPACK

TO-220AB Part Marking Information



TO-220 package is not recommended for Surface Mount Application.

Notes:

- 1. For an Automotive Qualified version of this part please see http://www.irf.com/product-info/auto/
- 2. For the most current drawing please refer to IR website at http://www.irf.com/package/

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market.

Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 101N.Sepulveda blvd, El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.04/2012

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.