## IEEE JOURNAL OF

## SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



FEBRUARY 2017 VOLUME 52 NUMBER 2 IJSCBC (ISSN 0018-9200)

REGULAR PAPERS	
Injection-Locked Wideband FM Demodulation at IF	327
D. Pepe and D. Zito A High-Gain mm-Wave Amplifier Design: An Analytical Approach to Power Gain Boosting	344
	357
Watt-Level mm-Wave Power Amplification With Dynamic Load Modulation in a SiGe HBT Digital Power Amplifier	371
Dynamic Waveform Shaping With Picosecond Time Widths	389
$H.$ Aghasi, A. Cathelin, and E. Afshari A 46 $\mu$ W 13 b 6.4 MS/s SAR ADC With Background Mismatch and Offset Calibration	406
M. Ding, P. Harpe, YH. Liu, B. Busze, K. Philips, and H. de Groot A 12-b ENOB 2.5-MHz BW VCO-Based 0-1 MASH ADC With Direct Digital Background Calibration	423
A 43-mW MASH 2-2 CT $\Sigma\Delta$ Modulator Attaining 74.4/75.8/76.8 dB of SNDR/SNR/DR and 50 MHz of BW in 40-nm CMOS	433
A. Edward, Q. Liu, C. Briseno-Vidrios, M. Kinyua, E. G. Soenen, A. I. Karcsilayan, and J. Silva-Martinez A 40-Gb/s SiGe-BiCMOS MZM Driver With $6\ V_{\rm p-p}$ Output and On-Chip Digital Calibration	448 460
L. Vera and J. R. Long A $0.4~\mu g$ Bias Instability and $1.2~\mu g/\sqrt{Hz}$ Noise Floor MEMS Silicon Oscillating Accelerometer With CMOS Readout	
Circuit	472
M. Suárez, V. M. Brea, J. Fernández-Berni, R. Carmona-Galán, D. Cabello, and Á. Rodríguez-Vázquez Offset-Canceling Current-Sampling Sense Amplifier for Resistive Nonvolatile Memory in 65 nm CMOS	483
A Performance-Aware Low-Quiescent Headphone Amplifier in 65-nm CMOS F. Xiao and P. K. Chan	496 505
Design-Oriented Analysis for Miller Compensation and Its Application to Multistage Amplifier Design	£17
W. Qu, S. Singh, Y. Lee, YS. Son, and GH. Cho A 0.26-nJ/node, 400-kHz Tx Driving, Filtered Fully Differential Readout IC With Parasitic RC Time Delay Reduction	517
Technique for 65-in 169 × 97 Capacitive-Type Touch Screen Panel	528

(Contents Continued on Back Cover)



## (Contents Continued from Front Cover)

CMOS Microflow Cytometer for Magnetic Label Detection and Classification	
P. Murali, A. M. Niknejad, and B. E. Boser	543
A 1000 frames/s Vision Chip Using Scalable Pixel-Neighborhood-Level Parallel Processing	
J. A. Schmitz, M. K. Gharzai, S. Balkir, M. W. Hoffman, D. J. White, and N. Schemm	556
A 100 MHz Hybrid Supply Modulator With Ripple-Current-Based PWM Control M. Tan and WH. Ki	569
A Multiphase Switched-Capacitor DC-DC Converter Ring With Fast Transient Response and Small Ripple	
Y. Lu, J. Jiang, and WH. Ki	579
A 5.28-Gb/s LDPC Decoder With Time-Domain Signal Processing for IEEE 802.15.3c Applications	
MR. Li, CH. Yang, and YL. Ueng	592
3-Gb/s High-Speed True Random Number Generator Using Common-Mode Operating Comparator and Sampling	
Uncertainty of D Flip-Flop	605
PATENT ABSTRACTS	611