IEEE JOURNAL OF

SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



DECEMBER 2017

VOLUME 52

NUMBER 12

IJSCBC

(ISSN 0018-9200)

SPECIAL ISSUE ON THE 2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE

Introduction to the Special Issue on the 2017 IEEE International Solid-State Circuits Conference	3115
ANALOG PAPERS	
A Wide Dynamic Range Buck Converter With Sub-nW Quiescent Power A. Paidimarri and A. P. Chandrakasan Design of Soft-Charging Switched-Capacitor DC–DC Converters Using Stage Outphasing and Multiphase	3119
Soft-Charging	3132
A Hybrid Switched-Capacitor Battery Management IC With Embedded Diagnostics for Series-Stacked Li–Ion Arrays	3142
A Fully Integrated Counter Flow Energy Reservoir for Peak Power Delivery in Small Form-Factor Sensor Systems	3155
Fully Integrated Inductor-Less Flipping-Capacitor Rectifier for Piezoelectric Energy Harvesting	3168
A Multiphase Class-D Automotive Audio Amplifier With Integrated Low-Latency ADCs for Digitized Feedback After	0100
the Output Filter	3181
A 19 nV/√Hz Noise 2-μV Offset 75-μA Capacitive-Gain Amplifier With Switched-Capacitor ADC Driving Capability	3194
DATA CONVERTER PAPERS	
A 12-b 10-GS/s Interleaved Pipeline ADC in 28-nm CMOS Technology	
J. Bray, E. Otte, N. Rakuljic, P. Brown, T. Weigandt, Q. Yu, D. Paterson, C. Petersen, J. Gealow, and G. Manganaro A 9-GS/s 1.125-GHz BW Oversampling Continuous-Time Pipeline ADC Achieving –164-dBFS/Hz NSD	3204
H. Shibata, V. Kozlov, Z. Ji, A. Ganesan, H. Zhu, D. Paterson, J. Zhao, S. Patil, and S. Pavan	3219
A Non-Interleaved 12-b 330-MS/s Pipelined-SAR ADC With PVT-Stabilized Dynamic Amplifier Achieving Sub-1-dB SNDR Variation	3235
A 4th-Order Continuous-Time Delta-Sigma Modulator Using 6-bit Double Noise-Shaped Quantizer	22.46
A 10-bit DC-20-GHz Multiple-Return-to-Zero DAC With >48-dB SFDR	3248
B. Dupaix, J. J. McCue, B. Mathieu, M. LaRue, V. J. Patel, M. Teshome, MJ. Choe, and W. Khalil	3262

(Contents Continued on Back Cover)



RF PAPERS	
A Millimeter-Wave Non-Magnetic Passive SOI CMOS Circulator Based on Spatio-Temporal Conductivity	
Modulation	3276
Analysis and Design of a Millimeter-Wave Cavity-Backed Circularly Polarized Radiator Based on Fundamental Theory of Multi-Port Oscillators	3293
An Intrinsically Linear Wideband Polar Digital Power Amplifier	
	3312
A 50–66-GHz Phase-Domain Digital Frequency Synthesizer With Low Phase Noise and Low Fractional Spurs	2220
A. I. Hussein, S. Vasadi, and J. Paramesh A Class-G Voltage-Mode Doherty Power Amplifier	3329 3348
Dual-Terahertz-Comb Spectrometer on CMOS for Rapid, Wide-Range Gas Detection With Absolute Specificity	3340
C. Wang and R. Han	3361
	3301
WIRELESS PAPERS	
A 28-GHz 32-Element TRX Phased-Array IC With Concurrent Dual-Polarized Operation and Orthogonal Phase and	
Gain Control for 5G Communications	
E. Westesson, JE. Thillberg, L. Rexberg, M. Yeck, X. Gu, M. Ferriss, D. Liu, D. Friedman, and A. Valdes-Garcia	3373
Arbitrary Analog/RF Spatial Filtering for Digital MIMO Receiver Arrays L. Zhang and H. Krishnaswamy	3392
Wideband Mixed-Domain Multi-Tap Finite-Impulse Response Filtering of Out-of-Band Noise Floor in Watt-Class	
Digital Transmitters	3405
A 118-mW Pulse-Based Radar SoC in 55-nm CMOS for Non-Contact Human Vital Signs Detection N. Andersen,	
K. Granhaug, J. A. Michaelsen, S. Bagga, H. A. Hjortland, M. R. Knutsen, T. S. Lande, and D. T. Wisland	3421
All-Digital LTE SAW-Less Transmitter With DSP-Based Programming of RX-Band Noise	
E. Roverato, M. Kosunen,	
K. Cornelissens, S. Vatti, P. Stynen, K. Bertrand, T. Korhonen, H. Samsom, P. Vandenameele, and J. Ryynänen	3434
A 14-nm 0.14-ps _{rms} Fractional-N Digital PLL With a 0.2-ps Resolution ADC-Assisted Coarse/Fine-Conversion	
Chopping TDC and TDC Nonlinearity Calibration	2446
Y. Zuo, S. Ko, NS. Kim, S. Han, I. Jo, J. Lee, J. Han, D. Kwon, C. Kim, S. Kim, S. W. Son, and T. B. Cho	3446
WIRELINE PAPERS	
A 64-Gb/s 1.4-pJ/b NRZ Optical Receiver Data-Path in 14-nm CMOS FinFET	
I. Ozkaya, A. Cevrero, P. A. Francese, C. Menolfi, T. Morf, M. Brändli, D. M. Kuchta, L. Kull,	
C. W. Baks, J. E. Proesel, M. Kossel, D. Luu, B. G. Lee, F. E. Doany, M. Meghelli, Y. Leblebici, and T. Toifl	3458
Design Techniques for a 60-Gb/s 288-mW NRZ Transceiver With Adaptive Equalization and Baud-Rate Clock and	2.47.4
Data Recovery in 65-nm CMOS Technology	3474
A 40-to-56 Gb/s PAM-4 Receiver With Ten-Tap Direct Decision-Feedback Equalization in 16-nm FinFET	
K. Geary, S. McLeod, L. Zhou, I. Zhuang, J. Han, S. Lin, P. Upadhyaya, G. Zhang, Y. Frans, and K. Chang	3486
A 40-Gb/s PAM-4 Transmitter Based on a Ring-Resonator Optical DAC in 45-nm SOI CMOS	3400
	3503
A 22.5-to-32-Gb/s 3.2-pJ/b Referenceless Baud-Rate Digital CDR With DFE and CTLE in 28-nm CMOS	2203
	3517
2017 INDEX	