IEEE JOURNAL OF

SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



JULY 2017

VOLUME 52

NUMBER 7

IJSCBC

(ISSN 0018-9200)

SPECIAL ISSUE ON THE 46TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE (ESSCIRC)

New Associate Editor	1699
Introduction to the Special Issue on the 46th European Solid-State Circuits Conference (ESSCIRC)	
E. Cantatore, W. Dehaene, and R. B. Staszewski	1700
SPECIAL ISSUE PAPERS	
Insights Into Phase-Noise Scaling in Switch-Coupled Multi-Core LC VCOs for E-Band Adaptive Modulation Links L. Iotti, A. Mazzanti, and F. Svelto	1703
A Recursive Switched-Capacitor House-of-Cards Power Amplifier	1719
A 2–11 GHz 7-Bit High-Linearity Phase Rotator Based on Wideband Injection-Locking Multi-Phase Generation for High-Speed Serial Links in 28-nm CMOS FDSOI	1/1)
Low-Power Wideband Analog Channelization Filter Bank Using Passive Polyphase-FFT Techniques	1739
H. Shin and R. Harjani	1753
A 65-nm CMOS Wideband TDD Front-End With Integrated T/R Switching via PA Re-Use	1768
A 0.5–16.3 Gbps Multi-Standard Serial Transceiver With 219 mW/Channel in 16-nm FinFET	
P. Neto, T. Mallard, V. Sooden, M. Smyth, Y. Frans, J. Im, P. Upadhyaya, W. Zhang, W. Lin, B. Xu, and K. Chang An 802.11a/b/g/n/ac WLAN Transceiver for 2 × 2 MIMO and Simultaneous Dual-Band Operation With +29 dBm	1783
P _{sat} Integrated Power Amplifiers	1700
R. Kulkarni, E. Myers, HC. Shih, H. Wu, S. Saberi, D. Kadia, D. Ozis, L. Zhou, E. Middleton, and J. L. Tham MIMO Switched-Capacitor DC–DC Converters Using Only Parasitic Capacitances Through Scalable Parasitic Charge	1798
Redistribution	1814
Lightweight Auto-Tuner in 130-nm CMOS	1825
Digital 2-/3-Phase Switched-Capacitor Converter With Ripple Reduction and Efficiency Improvement	1836

(Contents Continued on Back Cover)



An Energy-Scalable Accelerator for Blind Image Deblurring P. Raina, M. Tikekar, and A. P. Chandrakasan A RISC-V Processor SoC With Integrated Power Management at Submicrosecond Timescales in 28 nm FD-SOI	1849
B. Keller, M. Cochet, B. Zimmer, J. Kwak, A. Puggelli,	
Y. Lee, M. Blagojević, S. Bailey, PF. Chiu, P. Dabbelt, C. Schmidt, E. Alon, K. Asanović, and B. Nikolić	1863
A Hybrid Multi-Path CMOS Magnetic Sensor With 76 ppm/°C Sensitivity Drift and Discrete-Time Ripple Reduction	
Loops	1876
A 3.5–6.8-GHz Wide-Bandwidth DTC-Assisted Fractional-N All-Digital PLL With a MASH $\Delta\Sigma$ -TDC for Low	
In-Band Phase Noise	1885
A Differential Transmission Gate Design Flow for Minimum Energy Sub-10-pJ/Cycle ARM	
Cortex-M0 MCUs	1904
A Compiled 9-bit 20-MS/s 3.5-fJ/conv.step SAR ADC in 28-nm FDSOI for Bluetooth Low Energy Receivers	
	1915
A 0.065-mm ² 19.8-mW Single-Channel Calibration-Free 12-b 600-MS/s ADC in 28-nm UTBB FD-SOI Using FBB	
A. Kumar, C. Debnath, P. N. Singh, V. Bhatia, S. Chaudhary, V. Jain, S. Le Tual, and R. Malik	1927
A 174.3-dB FoM VCO-Based CT ΔΣ Modulator With a Fully-Digital Phase Extended Quantizer and Tri-Level	
Resistor DAC in 130-nm CMOS	1940
A 82-nW Chaotic Map True Random Number Generator Based on a Sub-Ranging SAR ADC	
M. Kim, Ü. Ha, K. J. Lee, Y. Lee, and HJ. Yoo	1953
An Energy-Efficient Hybrid SAR-VCO ΔΣ Capacitance-to-Digital Converter in 40-nm CMOS	
A. Sanyal and N. Sun	1966
A 63-dB DR 22.5-MHz 21.5-dBm IIP3 Fourth-Order FLFB Analog Filter	
	1977
, 1	