A 5.6 ppm/°C Temperature Coefficient, 87-dB PSRR, Sub-1-V Voltage Reference in 65-nm CMOS Exploiting the Zero-Temperature-Coefficient Point

Jize Jiang, Wei Shu, and Joseph S. Chang, Senior Member, IEEE

Abstract—This paper describes an MOSFET-only voltage reference realized in 65-nm CMOS featuring a temperature coefficient (TC) of 5.6 ppm/°C from $-40~^{\circ}\mathrm{C}$ to 125 °C, a power supply rejection ratio of 87 dB from dc up to 800 kHz (and 75 dB at 1 MHz), a minimum supply voltage of 0.8 V, and a power dissipation of 13 $\mu\mathrm{W}$. These attributes are achieved by exploiting the zero-TC point of an MOSFET and combining it with a novel curvature-compensation technique, an active attenuator, and an impedance-adapting frequency compensation scheme.

Index Terms—Curvature compensation, high-precision, MOSFET-only, sub-1-V, system-on-chip, voltage reference, wideband high power supply rejection ratio (PSRR), zero-temperature-coefficient (ZTC) point.

I. INTRODUCTION

N COMPLEX systems-on-chip, temperature-stable and power-supply insensitive voltage references are required to cope with the presence of large thermal gradients [1], [2], as well as the noisy on-chip environment. Such voltage references must also operate at a low voltage (e.g., sub-1 V) to accommodate technology scaling which exacerbates the design challenges due to the inferior transistor characteristics in advanced CMOS technology nodes [3], [4].

Bandgap references [5]–[11], typically realized by the parasitic vertical p-n-p BJTs in CMOS, are presently the most ubiquitous voltage references, in part for their small output spread, $V_{\rm REF}$ spread, over PVT variations. The design art of bandgap references is mature, particularly in mature technology nodes where they in general require relatively high supply voltage (e.g., $V_{\rm DD} > 1$ V) due to the nonscalable BJT turn-on voltage. A recently reported bandgap reference achieves a sub-1-V operation by means of a locally boosted supply [12]. Also, in view of deteriorated BJT characteristics (e.g., reduced current gain and increased current gain spread) in advanced technology nodes, the said advantages of bandgap voltage references somewhat diminish with technology scaling [3], [7], [13].

Manuscript received October 19, 2015; revised April 28, 2016 and July 22, 2016; accepted October 29, 2016. Date of publication December 2, 2016; date of current version March 3, 2017. This paper was approved by Associate Editor Andrea Baschirotto.

The authors are with Nanyang Technological University, Singapore (e-mail:jzjiang@ntu.edu.sg; shuwei@ntu.edu.sg; ejschang@ntu.edu.sg).

Digital Object Identifier 10.1109/JSSC.2016.2627544

MOSFET-only voltage references [14]–[22] are an alternative, particularly in sub-1-V applications. Many MOSFET-only voltage references rely on the subthreshold MOSFET [14]–[20], which exhibits similar temperature behavior as the BJT, and feature ultra-low-power (e.g., nanowatt) operation. However, most nanowatt subthreshold voltage references only operate reliably over a limited temperature range. This is because the junction leakage current may severely affect the said subthreshold characteristics [23]. As a result, higher power dissipation is required to achieve wide temperature operation and low temperature coefficient (TC) [19], [20].

The zero-TC (ZTC) voltage reference [22] exploits the ZTC point of an MOSFET in the suprathreshold region. Hence, its characteristics are largely unaffected by junction leakage current. Consequently, the ZTC voltage reference is potentially advantageous over its subthreshold counterparts to achieve a wide temperature range and reliable/predictable performance. Nevertheless, the design art of the ZTC approach for MOSFET-only voltage references remains immature in the sense that their performance is largely inferior to the well-established bandgap and subthreshold approaches.

In this paper, we propose a sub-1-V ZTC voltage reference embodying a curvature compensation technique which achieves a low TC of 5.6 ppm/°C (3.2–9.8 ppm/°C, 50 samples) over a wide temperature range of $-40 \,^{\circ}\text{C}-125 \,^{\circ}\text{C}$. Furthermore, our proposed voltage reference exhibits a high power supply rejection ratio (PSRR) over a wide frequency range: 87 dB from dc to 800 kHz, and 75 dB at 1 MHz. We achieve these attributes by the following methods. First, the curvature compensation and its ensuing low TC are achieved from our investigation into a secondary mechanism of the ZTC point, and utilizing the drain-to-source voltage $(V_{\rm ds})$ of the MOSFET—a previously unexploited parameter that can minimize the ZTC point temperature sensitivity. Second, the high PSRR is attributed to our active attenuator and impedance adapting compensation, which, respectively, improves the PSRR at low and high frequencies. The shortcomings of our design and mitigation means are also described.

This paper is organized as follows. Section II describes the fundamentals of the ZTC point, and our investigation into $V_{\rm ds}$ on the ZTC point accuracy. Section III describes the modus




Fig. 1. (a) ZTC point of an nMOS. (b) Temperature sensitive ZTC point.

operandi of our voltage reference, including PSRR, noise and process variations. Section IV presents the measurements and benchmarking. Section V provides the conclusions.

II. MECHANISMS OF THE ZTC APPROACH

In this section, we will investigate and derive the primary and secondary mechanisms of the ZTC point, and thereafter describe the pertinent parameters that can be effectively exploited to reduce the temperature sensitivity of the ZTC point.

The primary mechanism of the ZTC point [22] is the mutual compensation of temperature effects on threshold voltage, $V_{\rm th}$, and carrier mobility, μ . Fig. 1(a) shows the simulated draincurrent (I_d) versus gate-to-source voltage (V_{gs}) of an nMOS for three temperatures $(T_L < T_N < T_H, \text{ where } T_L, T_N,$ and T_H are low, nominal, and high temperature, respectively). Ideally, all three curves intersect at the same point, the ZTC point. However, as observed from Fig. 1(b), the three curves do not intersect at the same point in practice. For the sake of unambiguous definition, we define the ZTC point of the nMOS as a group of points with the same I_d but with different V_{gs} values at different temperatures; in Fig. 1(b), $V_{\rm gsTL}$, $V_{\rm gsTN}$, and $V_{\rm gsTH}$ are the corresponding $V_{\rm gs}$ at T_L , T_N , and T_H , respectively. Specifically, I_{d_ZTC} is the current at the intersection of the I_d - V_{gs} curves with T_L and T_H . Put simply, the ZTC point is temperature-sensitive, qualified by the temperature sensitivity of $V_{\rm gs}$. We will now show that the temperature-sensitive ZTC point $(V_{gs \ ZTC})$ is largely due to the secondary effect of mismatch between the mobility temperature exponent and the velocity saturation index.

On the basis of the established α -power model [24], we derive $V_{\rm gs_ZTC}$ (see the Appendix) and $dV_{\rm gs_ZTC}/dT$

$$V_{\rm gs_ZTC} = V_{\rm th0} - \eta T + \frac{\alpha \eta T_0}{\beta} \left(\frac{T}{T_0}\right)^{\frac{\beta}{\alpha}} \tag{1}$$

$$\frac{dV_{\rm gs_ZTC}}{dT} = -\eta + \eta \left(\frac{T}{T_0}\right)^{\left(\frac{\beta}{\alpha} - 1\right)}$$
(2)

where V_{th0} is V_{th} extrapolated at 0 K and is temperature independent; η ($\eta > 0$) is the TC of V_{th} [22]; α is the velocity saturation index [24], where on the basis of the α power




Fig. 2. Simulated V_{gs} ZTC when $V_{ds} = 100$, 300, and 700 mV.

model, $I_d \propto (V_{\rm gs} - V_{\rm th})^{\alpha}$; β is the temperature exponent of μ [22], where $\mu \propto T^{-\beta}$; and T_0 is the temperature where $dV_{\rm gs}/dT = 0$.

On the basis of (1) and (2), the ideal ZTC point $(dV_{gs_ZTC}/dT \equiv 0)$ exists only if $\beta = \alpha$. However, $\beta \neq \alpha$ in practice because β is largely a constant equal to 1.5, whereas α is a variable whose value is between 1 and 2, depending on the operation region of the nMOS. Specifically, $\alpha \approx 1$ and $\alpha \approx 2$ when the nMOS is in the triode and saturation region, respectively. To depict the effect of the unequal β and α , we derive the second-order derivative of V_{gs_ZTC} over T as

$$\frac{d^2V_{\rm gs}}{dT^2} = \left(\frac{\beta}{\alpha} - 1\right) \eta T_0^{\left(\frac{\beta}{\alpha} - 1\right)} T^{\left(\frac{\beta}{\alpha} - 2\right)}.$$
 (3)

Equation (3) depicts that when $\alpha < \beta$, $d^2V_{\rm gs_ZTC}/dT^2 > 0$, and that there is a local minimum. On the other hand, when $\alpha > \beta$, $d^2V_{\rm gs_ZTC}/dT^2 < 0$, and there is a local maximum.

Fig. 2 shows the simulated $V_{\rm gs_ZTC}$ against T for a low $V_{\rm ds}$ of 100 mV, a high $V_{\rm ds}$ of 700 mV, and a medium $V_{\rm ds}$ of 300 mV. For the low $V_{\rm ds}=100$ mV, where the nMOS is in triode region, we obtain $\alpha<\beta$ and as expected,




Fig. 3. Schematic of the proposed voltage reference.

 $V_{\rm gs_ZTC}$ is a convex curve with a local minimum, where the TC is 20 ppm/°C. Conversely, for the high $V_{\rm ds}=700$ mV, where the nMOS is in saturation region, we obtain $\alpha > \beta$ and as expected, V_{gs} ZTC is a concave curve with a local maximum, where the TC is 26 ppm/°C. It is interesting to note that when $V_{\rm ds}$ is the medium voltage of 300 mV, the $V_{\rm gs}$ ZTC curve exhibits a concave-convex idiosyncrasy: concave at low T and convex at high T. This is not unexpected because at low T where V_{th} is high, $V_{\text{ds}} = 300 \text{ mV}$ is considered as a relatively high voltage ($V_{\rm ds} > V_{\rm gs} - V_{\rm th}$) such that the nMOS is in the saturation region. Conversely, at high T, where V_{th} is low, $V_{\text{ds}} = 300 \text{ mV}$ is considered as a relatively low voltage $(V_{ds} < V_{gs} - V_{th})$ such that the nMOS is in the triode region. The characteristics of V_{gs_ZTC} are somewhat akin to $V_{\rm REF}$ in curvature compensation bandgap voltage references. On the basis of simulation results, when $V_{ds} = 300 \text{ mV}$, the TC of the curvature-compensated V_{gs_ZTC} can be very low, e.g., ~5 ppm/°C. This is approximately five times lower than when the nMOS is in the saturation region (e.g., $V_{ds} = 700 \text{ mV}$) such as that employed in a reported ZTC voltage reference [22].

In summary, there exists an optimized $V_{\rm ds}$, i.e., $V_{\rm ds_ZTC}$, where the ZTC point temperature sensitivity is minimized. At this optimized point, the nMOS is in the saturation region $(\alpha > \beta)$ at low temperature and in the triode region $(\alpha < \beta)$ at high temperature. In this fashion, the undesired mismatch between the mobility temperature exponent and the velocity saturation index is largely compensated over the entire temperature range, thereby minimizing the temperature sensitivity of the nMOS ZTC point. Put simply, by means of $V_{\rm ds_ZTC}$, a curvature-compensated $V_{\rm gs_ZTC}$ can be obtained.

III. PROPOSED ZTC VOLTAGE REFERENCE

In this section, we will first describe the realization of our proposed ZTC voltage reference embodying $V_{\rm ds_ZTC}$ and featuring a very low TC attribute. Subsequently, we will discuss our design considerations in terms of PSRR, noise, and process variations.

A. ZTC Voltage Reference Design

Fig. 3 shows the schematic of our proposed voltage reference, wherein an nMOS $(N_X$ comprising the

TABLE I
TRANSISTOR SIZES AND RESISTOR AND CAPACITOR VALUES
OF THE PROPOSED VOLTAGE REFERENCE

Component	Parameter	Component	Parameter	
$N_{X1}\sim N_{X4}$	<i>W</i> =4µm, <i>L</i> =4µm	R_1	112kΩ	
N_5, N_6	<i>W</i> =16µm, <i>L</i> =2µm	R_{2a}	37kΩ	
N_7	<i>W</i> =4μm, <i>L</i> =4μm	R_{2b}	20kΩ	
N_8	<i>W</i> =16µm, <i>L</i> =4µm	R_b	110kΩ	
N_9	<i>W</i> =32µm, <i>L</i> =4µm	R_{C^+}	30kΩ	
P_1, P_2	<i>W</i> =16µm, <i>L</i> =2µm	R_{C}	10kΩ	
P_{3}, P_{4}	<i>W</i> =16µm, <i>L</i> =4µm	C_{C^+}	2.4pF	
P_{5}, P_{6}	<i>W</i> =2μm, <i>L</i> =1μm	C _C -	7.2pF	




Fig. 4. Characteristic curves of R_1 and N_X .

four stacked nMOS, $N_{\rm X1}$ – $N_{\rm X4}$) is biased at its ZTC point ($V_{\rm gs_ZTC}$, I_{d_ZTC} , and $V_{\rm ds_ZTC}$). Table I provides the transistor sizes and resistor and capacitor values.

The precise ZTC point is achieved by three means. First, N_X is biased at its ZTC point by appropriately designing R_1 . Fig. 4 shows the characteristic curves of N_X and R_1 , denoted as $IV_{\rm NX}$ and IV_{R1} , respectively. The intersection of these two curves is the designated bias point of R_1 and N_X , because R_1 and N_X are biased to the same operating point by the OTA $(N_4 - N_6, P_3, P_4)$ and the current mirror $(P_1 \text{ and } P_2)$. Hence, the ZTC point of N_X can be obtained by

$$R_1 = V_{\rm gs_ZTC} / I_{d_ZTC}. \tag{4}$$

 $V_{\rm gs_ZTC}$ and $I_{d_{\rm ZTC}}$ are precharacterized by simulations, and in practice, $V_{\rm gs_ZTC}$ and $I_{d_{\rm ZTC}}$ may deviate due to process variations. Nevertheless, the said deviation can be easily mitigated by trimming R_1 as part of a single element trimming for two (extreme) temperatures; see Section III-C.

Second, the ZTC point temperature sensitivity is further minimized by appropriately designing R_2 . From Fig. 3, the ZTC point of N_X is optimized by

$$R_2 = (V_{\text{gs ZTC}} - V_{\text{ds ZTC}})/I_{d \text{ZTC}}.$$
 (5)

As in the case of $V_{\rm gs_ZTC}$ and I_{d_ZTC} , $V_{\rm ds_ZTC}$ is precharacterized from simulations, and it is similarly somewhat sensitive




Fig. 5. Simplified schematic of the proposed voltage reference.

to process variations. We will show later that the process variation of V_{ds_ZTC} can be easily mitigated by our proposed trimming circuit.

Third, the PSRR of $V_{\rm REF}$ is optimized by realizing R_2 by two serial resistors, $R_{\rm 2a}$ and $R_{\rm 2b}$, and by designing $R_{\rm 2a}=1/g_{m_NX}$ (see later in Section B). On this basis, $V_{\rm REF}$ is expressed as a weighted ZTC voltage:

$$V_{\text{REF}} = V_{\text{gs ZTC}}(1 - R_{2a}/R_1).$$
 (6)

In summary, our proposed voltage reference generates $V_{\rm REF}$ on the basis of exploiting the ZTC point of N_X , and the low TC attribute of $V_{\rm REF}$ is achieved by means of a previously "unused" $V_{\rm ds_ZTC}$ which minimizes the temperature sensitivity of N_X ZTC point. In addition to the low TC, our proposed voltage reference also offers high PSRR at both low frequencies and high frequencies and low output noise. The design considerations leading to these two latter attributes will now be described.

B. PSRR and Output Noise

Fig. 5 shows the simplified schematic of our proposed voltage reference that embodies an active attenuator (enclosed within the dashed box), somewhat akin to the peaking current source [25].

The PSRR of v_{ref} can be obtained from the following two equations:

$$v_o = A_{dd}(s)v_n + A_0(s)g_{mp}(Z^+ - Z^-)(v_n - v_o)$$
 (7)

$$v_{\text{ref}} = A_x(s)g_{mp}Z^-(v_n - v_o).$$
 (8)

Consequently, PSRR is expressed as

$$PSRR = \frac{v_{ref}}{v_n} = \frac{Z^-}{Z^+ - Z^-} \times \frac{(1 - A_{dd}(s))A_x(s)}{A_0(s)}$$
(9)

where v_n is the supply noise; v_o is the small signal voltage at the output of the OTA; $A_{dd}(s) = v_o/v_n$ is the gain from the




Fig. 6. Simulated PSRR and its components.




Fig. 7. Simulated noise at v_{ref} and v_{gx} .

power supply to the OTA output, and it is largely a constant over a wide frequency range [26]; $A_x(s) = v_{\text{ref}}/v_{\text{gx}}$ is the gain of the proposed active attenuator; v_{gx} is the small signal voltage at the gate of N_X ; Z^+ and Z^- are impedance at the positive and negative inputs of the OTA, respectively; $A_0(s) = A_0/(1 + s/\omega_{p0})$ is the gain of the OTA; A_0 is the dc gain of the OTA; and A_0 0 is the pole frequency of the OTA output.

In view of (9), the mechanisms affecting the PSRR of v_{ref} are $(1 - A_{\text{dd}}(s))$, $A_x(s)$, and $1/A_0(s)$. Furthermore, as $(1 - A_{dd}(s))$ and $A_x(s)$ are largely a constant over a wide frequency range, the degradation of the PSRR at high frequencies is largely ascertained by ω_{p0} .

Fig. 6 shows the simulated PSRR, $(1 - A_{\rm dd}(s))$, $A_x(s)$, and $1/A_0(s)$. On the basis of the simulation results, our proposed active attenuator boosts the PSRR by ~ 30 dB. Note that as $A_x(s)$ of the proposed active attenuator can be expressed as $(1 - g_{m_{\rm N}X}R_{2a})$, the PSRR can be improved by setting $R_{2a} \approx 1/g_{m_{\rm N}X}$, where $A_x(s) \approx 0$. The PSRR degrades beyond ~ 1 MHz, which is largely equivalent to the pole




Fig. 8. Trimming circuit of the proposed voltage reference.

frequency of $A_0(s)$. Note that the pole frequency of $A_0(s)$ is ascertained by the frequency compensation employed to stabilize the circuit. We will now discuss the frequency compensation of our voltage reference.

The stability of our proposed voltage reference is achieved in two ways. First, in terms of feedback, our proposed voltage reference comprises two feedback loops—the negative feedback loop formed by the OTA, P_1 , and R_1 ; and the positive feedback loop formed by the OTA, P_2 , and N_X . Stability is ascertained by designing the negative feedback loop to be "stronger" than the positive feedback loop.

Second, there are two adjacent poles in each feedback loop. The poles at the output and input of the OTA (realized by $N_4 - N_6$, P_3 , and P_4) are $\omega_{p0} = \sim 1$ MHz and $\omega_{p1} = \sim 8$ MHz, respectively. To provide for stability, a frequency compensation circuit is required. Specifically, we adopt the impedance adapting compensation [27] (see Fig. 5) to introduce a left-hand-plane zero to neutralize the effect of ω_{p0} . The adopted compensation approach is advantageous over the conventional Miller compensation, because it does not shift ω_{p0} to an undesirably low frequency, thereby maintaining ω_{p0} at high (~1 MHz) frequency and achieving a high PSRR at high frequencies. Furthermore, it is worthwhile to note that the proposed active attenuator isolates v_{ref} node from the feedback loop. Consequently, the proposed voltage reference can accommodate a relatively large range of capacitive loading (up to 1 nF) without affecting stability. Note that the proposed voltage reference is unable to drive a resistive load, because the resistive load would affect the bias point of N_X .

In addition to boosting PSRR, the proposed active attenuator reduces the output noise. This is because noise transmitted from the gate of N_X ($v_{\rm gx}$) to the output ($v_{\rm ref}$) is significantly suppressed by the proposed active attenuator. Consequently, the output noise at $v_{\rm ref}$ is largely contributed by N_X and R_2 .

Fig. 7 shows the simulated noise at $v_{\rm gx}$ and $v_{\rm ref}$, without a filtering capacitor. As expected, the output noise at $v_{\rm ref}$ is more than greater than ten times smaller than the noise at $v_{\rm gx}$. Specifically, the flicker noise corner is at \sim 2 kHz and the thermal noise density at $v_{\rm ref}$ is 27 nV/Hz^{1/2}; this noise density is

comparable to reported low-noise voltage references [5], [11]. Nevertheless, the flicker noise corner frequency is higher than the reported low-noise bandgap reference (\sim 20 Hz) [11]. This is expected because the flicker noise of an MOSFET is much larger than a BJT with the same size and bias current [11].

In summary, our proposed voltage reference achieves wideband high-PSRR despite the challenges posed by technology scaling, including reduced transistor intrinsic gain and limited supply voltage. The high PSRR at low and high frequencies is achieved by the active attenuator and the impedance adapting compensation, respectively, largely without power dissipation penalty. Our proposed voltage reference also features relatively low thermal noise, and is attributed to the proposed active attenuator.

C. Process Variations

Like most MOSFET-only voltage references, the proposed voltage reference is sensitive to process variations, because the ZTC voltage of an MOSFET is fundamentally process-sensitive. Furthermore, the operating point of N_X may deviate from the desired ZTC point due to process variations. Consequently, process variations result in undesired $V_{\rm REF}$ spread, and a deteriorated TC and TC spread. To mitigate $V_{\rm th}$ spread (and other process variations), a large effective gate area of N_X was achieved by stacking four identical nMOS (N_{X1} – N_{X4} in Fig. 3) with the maximum $L(4~\mu{\rm m})$ allowed in the process used. In addition, trimming of R_1 and R_2 was adopted to optimize TC and TC spread.

We will now show that trimming R_1 (Figs. 3 and 5) can adjust the bias point of N_X to the desired ZTC point (Fig. 4), and trimming R_2 provides a means to optimize $V_{\rm ds}$ of N_X to the desired $V_{\rm ds_ZTC}$ [see (5)] to minimize the TC of the ZTC point. Fig. 8 shows the schematic of the trimming circuit, where R_1 and R_2 are realized by connecting the same number of unit resistors ($R_{1_{\rm unit}}$ and $R_{2_{\rm unit}}$, respectively) in series; and $R_{1_{\rm unit}}$ and $R_{2_{\rm unit}}$ are ratiometric, where $R_{2_{\rm unit}} \approx 0.5 R_{1_{\rm unit}}$ in the proposed design. Consequent to (4) and (5), $R_2/R_1 = 1 - V_{\rm ds_ZTC}/V_{\rm gs_ZTC}$, and is largely a constant despite the




Fig. 9. Statistics of untrimmed TC and trimmed TC from a 200-run Monte-Carlo simulation.




Fig. 10. Trimming process of the proposed voltage reference.

process variations. This is because both $V_{\rm gs_ZTC}$ and $V_{\rm ds_ZTC}$ vary monotonically with respect to $V_{\rm th}$ variations, the dominant process variation. By exploiting the constant R_2/R_1 , we simplify the trimming process by concurrently trimming R_1 and R_2 with four trimming bits (b_1-b_4) , i.e., equivalent to one-element trimming.

From a 200-run Monte-Carlo simulation, Fig. 9 shows the box plot of the statistics of untrimmed TC and trimmed TC (including 3-b, 4-b, and 5-b trimmings). It can be seen that the proposed trimming can substantially reduce the TC and the TC spread, and they are reduced by increasing the number of trimming bits. We choose to adopt the 4-b trimming as it is a cogent tradeoff between trimming effectiveness and cost.

Fig. 10 shows the trimming process in the proposed voltage reference. In view of the process-sensitive ZTC voltage, the trimming needs to be performed at two temperatures (e.g., -40 °C and 125 °C) to ascertain the optimum trimming code. At each said temperature, we obtain the plot of $V_{\rm REF}$ versus code by sweeping the trimming code (typically, only two trimming codes are chosen for each temperature).




Fig. 11. Statistics of untrimmed and trimmed $V_{\rm REF}$ from a 200-run Monte-Carlo simulation.

The two plots intersect at a point, and the corresponding code at this intersection point is the desired trimming code ("0111" in Fig. 10), where the TC is minimized. The proposed two-point trimming can ensure a robust low TC by concurrently trimming R_1 and R_2 . In the perspective of postmanufacturing calibration, trimming involving two temperatures (vis-à-vis one temperature or no trimming) is undesirable, as this is a cost penalty—a disadvantage of virtually all voltage references embodying curvature compensation (see Table II later).

Fig. 11 shows the statistics of the untrimmed and our trimmed V_{REF} obtained from the said 200-run Monte-Carlo simulation. The variation coefficient of untrimmed V_{REF} (σ/μ) and trimmed V_{REF} (σ_t/μ_t) is 5.5% ($\mu = 428 \text{ mV}$ and $\sigma = 23$ mV) and 4% ($\mu_t = 426$ mV and $\sigma_t = 17$ mV) respectively. The trimmed V_{REF} features smaller spread because the proposed trimming scheme can optimize N_X closer to the ZTC point, independent of geometry mismatch, e.g., mirror mismatch and opamp offset. On the basis of these simulations, we assert that the residual V_{REF} spread after trimming is mainly due to the spread of the ZTC voltage of N_X —this is congruous to the literature depicting the spread of the ZTC voltage in most MOSFET-only voltage references [14], [15], [18]. It is, nevertheless, worthwhile to note from (6) that the V_{REF} spread due to process variations can be further mitigated by an additional trimming of the ratio of R_1 and R_{2a} . This is because $V_{\rm REF}$ is a weighted ZTC voltage. This additional trimming is not adopted in this design because of the associated trimming cost.

IV. MEASUREMENT RESULTS

Fig. 12 shows the microphotograph of our proposed voltage reference whose active area is $80~\mu m \times 130~\mu m$ realized in a commercial 65-nm bulk CMOS process. 50 samples of our proposed voltage reference are measured.

Fig. 13 shows the measured $V_{\rm REF}$ versus temperature of one of the samples. $V_{\rm REF}$ versus temperature curve depicts the desired curvature compensated characteristics—concave

		This work	[5]	[6]	[7]	[8]	[9]	[10]
Technology		65nm CMOS	0.6μm CMOS	0.35μm CMOS	0.16μm CMOS	0.35μm CMOS	0.5μm BiCMOS	90nm CMOS
$V_{REF}[{ m mV}]$		428	1142	858	1087	618	1285	720
Temperature Range [°C]		-40 to 125	0 to 100	-20 to 100	-40 to 125	-15 to 150	-40 to 100	0 to 100
	ige TC n/°C]	5.6	5.3ª	12.4	5-12	4.9	7.2	32.6
	ature nsation	Yes	Yes	No	Yes	Yes	Yes	Yes
	eient of	0.39% (50 samples)	N.A. (1 sample)	0.15% (11 samples)	0.05% (61 samples)	N.A. (5 Samples)	0.01% (5 Samples)	1.3% (5 Samples)
Trim	ming	2-Temp; 1-Element	2-Temp; 3-Element	1-Temp	1-Temp ^b	Mul Temp; 2-Element	4-Temp; 4-Element	No
PSRR	10Hz	87	47	68	74	N.A.	70	51
[dB]	1MHz	75	10	N.A.	N.A.	N.A.	10	N.A.
Minimu	ım V_{DD}	0.8V	2V	1.4V	1.6V	2.5V	1.6V	1.15V
Power		13μW	46μW	162μW	88μW	95μW	40μW	0.58µW

TABLE II
PERFORMANCE BENCHMARK AGAINST BANDGAP VOLTAGE REFERENCES

- a. Not average TC; TC obtained from one sample only
- b. A chopper requiring an external clock is involved in the design




Fig. 12. Microphotograph of the proposed voltage reference.

at low temperature (-40 °C-35 °C) and convex at high temperature (35 °C-125 °C). The average $V_{\rm REF}$ is 428.7 mV, and $V_{\rm REF}$ features a low TC of 5.6 ppm/°C over a wide temperature range from -40 °C-125 °C. As described in Section II (see Fig. 2), the curvature compensation and the ensuing low TC are attributed to our exploitation of $V_{\rm ds_ZTC}$, which minimizes the temperature sensitivity of the ZTC point. The wide temperature range, on the other hand, is attributed to the characteristic of the ZTC point, which is unaffected by the junction leakage current effect.

Fig. 14 shows $V_{\rm REF}$ versus temperature of the 50 measured samples (trimmed) and the measured TC ranges from 3.2 ppm/°C to 9.8 ppm/°C with an average TC of 5.6 ppm/°C.




Fig. 13. Measured V_{REF} versus temperature of one sample (trimmed).

Statistically, our voltage reference exhibits a relatively robust low TC (TC < 10 ppm/°C) after trimming, and all 50 samples depict the desired curvature-compensated attribute. This robustness is attributed to our proposed trimming circuit (see Fig. 8). For completeness, note that the TC of 50 samples ranges from 4.3 ppm/°C to 72.8 ppm/°C before trimming.

Fig. 15 shows the statistics of trimming codes. In the proposed voltage reference, we employ 4-b trimming (16 trimming codes) where 7 out of 16 trimming codes were needed to trim the 50 samples. This is expected because we designed the 4-b trimming based on Monte-Carlo simulations, which may overestimate the process variation of samples fabricated on the same wafer. In the case of samples from different wafers, we expect to use all 16 trimming codes.

		This work	[14]	[15]	[16]	Г1	.7]	[18]
						-	-	
Technology		65nm CMOS	0.35μm CMOS	0.35μm CMOS	0.35μm CMOS	0.13μm CMOS	65nm CMOS	65nm CMOS
$V_{REF}[{ m mV}]$		428	670	858	263	176	328	474
Temperature Range [°C]		-40 to 125	0 to 80	-20 to 80	0 to 125	-20 to 80	-20 to 80	-40 to 90
Average TC [ppm/°C]		5.6	10	15	165	29	89 to 118	40
Curvature Compensation		Yes	No	No	No	No	No	No
	icient of riation	0.39% (50 samples)	3.1% (20 samples)	0.94% (17 samples)	3.9% (40 samples)	0.18% (25 samples)	N.A. (17 samples)	3.4% (15 samples)
Trimming		2-Temp; 1-Element	N.A.	N.A.	N.A.	1-Temp	N.A.	2-Temp; 1-Element
PSRR	10Hz	87	47	45	45	51	40	40
[dB]	1MHz	75	40	N.A.	12	62	N.A.	20
Minimum V _{DD}		0.8V	0.9V	1.4V	0.45V	0.5V	0.5V	0.75V
Power		13μW	36nW	0.3μW	3nW	30pW	240pW	0.3μW

TABLE III
PERFORMANCE BENCHMARK AGAINST SUBTHRESHOLD MOSFET-ONLY VOLTAGE REFERENCES




Fig. 14. V_{REF} versus temperature of 50 measured samples (trimmed).

Fig. 15. Statistics of trimming codes.

Fig. 16 shows the statistical measurements (trimmed) of $V_{\rm REF}$ of the 50 samples. The mean (μ) $V_{\rm REF}$ is 428.5 mV, and its standard deviation (σ) is 1.67 mV, i.e., a coefficient of variation σ/μ of 0.4%. The measured σ/μ is substantially lesser than that estimated by Monte-Carlo simulations. This is, as discussed earlier, largely because all the 50 measured samples were fabricated on the same wafer.

Fig. 17 shows the measured PSRR of $V_{\rm REF}$. Our proposed voltage reference exhibits a high PSRR of 87 dB at low frequency (<800 kHz), and the PSRR degrades beyond 800 kHz. As described earlier, the high PSRR at low frequencies and at relatively high frequencies is achieved, respectively, by means of the active attenuator and the impedance adapting compensation; both techniques do not incur excessive power dissipation penalty. It is worthwhile to note that compared with state-of-the-art CMOS voltage references, our design

achieves the highest PSRR (see Tables II and III) at both low frequencies and relatively high frequencies. This is despite the reduced transistor intrinsic gain and the ensuing inadequate circuit loop gain of the 65-nm CMOS process (compared with more dated CMOS processes).

Fig. 18 shows the measured $V_{\rm REF}$ versus $V_{\rm DD}$ from 0.5 to 1.4 V (1.4 V is the maximum supply voltage in 65-nm CMOS process) for three temperatures, -40 °C, 27 °C, and 125 °C. It can be observed that the minimum $V_{\rm DD}$ for our design is \sim 0.8 V for all three temperature conditions. This sub-1-V operation can be explained by noting that $V_{\rm DD} = V_{\rm gs_ZTC} + V_{\rm dsp1}$ (see Fig. 3), where $V_{\rm gs_ZTC} \sim 600$ mV (insensitive to temperature variations) and $V_{\rm dsp1} > 200$ mV for normal operation. Similar to the design mechanism for the realization of high PSRR at low frequencies, the supply insensitive attribute is achieved by the active attenuator.




Fig. 16. Statistical measurement results of V_{REF} (trimmed).




Fig. 17. Measured PSRR of the proposed voltage reference.




Fig. 18. Measured V_{REF} versus V_{DD} .

From the low frequency PSRR, we estimate that the line sensitivity (the parameter that quantifies $V_{\rm REF}$ sensitivity against supply variations), LS $\approx 0.1\%/{\rm V}$; the limited resolution

of our measurement equipment does not permit a direct LS measurement.

Tables II and III, respectively, benchmarks the performance of our proposed voltage reference against state-of-the-art bandgap references and subthreshold MOSFET-only voltage references. When benchmarked against reported bandgap voltage references (Table II), our proposed voltage reference is advantageous in the following three aspects. First, as expected, our voltage reference features the lowest minimum $V_{\rm DD}$. Second, despite our proposed voltage reference being realized in the smallest feature-size CMOS process, its average TC (from 50 samples) is the second lowest; the TC [5] is not an average TC as it is based on one sample and the average TC [8] is obtained from only five samples. Third, our proposed design features the highest PSRR both at low and high frequencies. Of specific interest, the PSRR of our design at 10 Hz and 1 MHz is, respectively, a substantial 13 dB and very substantial 60 dB higher than designs that reported their PSRR. The shortcoming of our voltage reference is its relatively high coefficient of variation—the second highest amongst designs with reported coefficient of variation.

When benchmarked against subthreshold MOSFET-only voltage references (Table III), our design is advantageous in three aspects. First, our proposed design features the lowest TC: approximately two times lower than the next best design. Second, the stipulated temperature range of our design is the widest-yet featuring the lowest TC. Of specific interest, for the design with the next lowest TC [14], the stipulated temperature range of our design is a substantial two times wider, i.e., 165 °C vis-à-vis 80 °C. For completeness, it is pertinent to note that in general, the wider the temperature range, the larger is the expected TC—particularly at higher temperatures. As described earlier, this is largely because of the junction leakage current effect. It is worthwhile to note that the junction leakage current effect is not pertinent in our design for reasons already described. Third, our proposed design features the highest PSRR both at low and high frequencies. Of specific interest, the PSRR of our design at 10 Hz and 1 MHz is, respectively, a substantial 36 and 11 dB higher than the design with the next best PSRR. The V_{REF} spread of our design is the second smallest among the reported subthreshold voltage references. The shortcoming of our design over subthreshold designs is, as expected, the higher power dissipation. This is due to the fact that the critical transistors in our design are operated in the suprathreshold region.

V. CONCLUSION

We have described the design of a sub-1-V MOSFET-only ZTC voltage reference realized in 65-nm bulk-CMOS, featuring operation down to $V_{\rm DD}=0.8$ V, $V_{\rm REF}=428$ mV, low TC of 5.6 ppm/°C over a wide operating temperature range ranging from -40 °C-125 °C, high PSRR of 87 dB from dc to 800 kHz (75 dB at 1 MHz), a coefficient of variation of 0.39%, and relatively low power dissipation of 13 μ W. Our proposed voltage reference achieved these attractive attributes by means of a novel curvature compensation technique and by means of an active attenuator and impedance adapting compensation.

APPENDIX

The derivation of $V_{gs_ZTC}(T)$ and dV_{gs_ZTC}/dT [i.e., (1) and (2)] are delineated herein.

On the basis of the α -power law, I_d is expressed as

$$I_d = k\mu(T)(V_{gs}(T) - V_{th}(T))^{\alpha}$$
 (a1)

where k is a constant.

As both μ (T) and $V_{\text{th}}(T)$ are temperature dependent, they can, respectively, be expressed as

$$\mu(T) = k_{\mu} T^{-\beta} \tag{a2}$$

and (a2)

$$V_{\rm th}(T) = V_{\rm th0} - \eta T \tag{a3}$$

where k_{μ} , V_{th0} , and η are constant.

Hence, by substituting (a2) and (a3) into (a1), dI_d/dT is derived as

$$\begin{split} &\frac{dI_d}{dT} \\ &= k \left(\frac{d\mu(T)}{dT}\right) (V_{\rm gs}(T) - V_{\rm th}(T))^{\alpha} \\ &+ \alpha k \mu(T) (V_{\rm gs}(T) - V_{\rm th}(T))^{\alpha - 1} \left(\frac{dV_{\rm gs}(T)}{dT} - \frac{dV_{\rm th}(T)}{dT}\right) \\ &= k k_{\mu} T^{-\beta - 1} (V_{\rm gs}(T) - V_{\rm th}(T))^{\alpha - 1} \\ &\times \left(-\beta (V_{\rm gs}(T) - V_{\rm th}(T)) + \alpha T \left(\frac{dV_{\rm gs}(T)}{dT} + \eta\right)\right). \end{split}$$
 (a4)

At the ZTC point where $I_d = I_{d_ZTC}$ is a temperature-independent current (i.e., $dI_{d_ZTC}/dT = 0$)

$$\beta(V_{\text{gs_ZTC}}(T) - V_{\text{th}}(T)) = \alpha T \left(\frac{dV_{\text{gs_ZTC}}(T)}{dT} + \eta \right). \quad (a5)$$

As $V_{\rm gsTL} = V_{\rm gsTH}$, there exists a temperature where $dV_{\rm gs_ZTC}(T)/dT = 0$. With a denotation that this temperature is T_0 ($T_L < T_0 < T_H$)

$$\left. \frac{dV_{\rm gs_ZTC}(T)}{dT} \right|_{T=T_0} = 0. \tag{a6}$$

By substituting (a6) into (a5), we obtain

$$V_{\text{gs_ZTC}}(T_0) - V_{\text{th}}(T_0) = \frac{\alpha \eta T_0}{\beta}$$
 (a7)

and substituting (a7) into (a1), $I_{d \text{ ZTC}}$ is expressed as

$$I_{d_ZTC} = k\mu(T_0) \left(\frac{\alpha\eta T_0}{\beta}\right)^{\alpha} = kk_{\mu}T_0^{-\beta} \left(\frac{\alpha\eta T_0}{\beta}\right)^{\alpha}.$$
 (a8)

On the basis of (a8), $V_{gs_ZTC}(T)$ is expressed as

$$V_{\text{gs_ZTC}}(T) = V_{\text{th}}(T) + \left(\frac{I_{d_ZTC}}{kk_{\mu}T^{-\beta}}\right)^{\frac{1}{\alpha}}$$
$$= V_{\text{th}0} - \eta T + \frac{\alpha \eta T_0}{\beta} \left(\frac{T}{T_0}\right)^{\frac{\beta}{\alpha}}. \tag{a9}$$

REFERENCES

- T. Lin. K.-S. Chong, J. S. Chang, and B.-H. Gwee, "An ultra-low power asynchronous-logic in-situ self-adaptive V_{DD} system for wireless sensor networks," *IEEE J. Solid-State Circuits*, vol. 48, no. 2, pp. 573–586, Feb. 2013.
- [2] L. Guo, T. Ge, and J. S. Chang, "A 101 dB PSRR, 0.0027% THD+N and 94% power-efficiency filterless class D amplifier," *IEEE J. Solid-State Circuits*, vol. 49, no. 11, pp. 2608–2617, Nov. 2014.
- [3] P. K. T. Mok and K. N. Leung, "Design considerations of recent advanced low-voltage low-temperature-coefficient CMOS bandgap voltage reference," in *Proc. Custom Integr. Circuits Conf.*, Oct. 2004, pp. 635–642.
- [4] A.-J. Annema, B. Nauta, R. van Langevelde, and H. Tuinhout, "Analog circuits in ultra-deep-submicron CMOS," *IEEE J. Solid-State Circuits*, vol. 40, no. 1, pp. 132–143, Jan. 2005.
- [5] K. N. Leung, P. K. T. Mok, and C. Y. Leung, "A 2-V 23-μ/A 5.3-ppm/°C curvature-compensated CMOS bandgap voltage reference," *IEEE J. Solid-State Circuits*, vol. 38, no. 3, pp. 561–564, Mar. 2003.
- [6] R. T. Perry, S. H. Lewis, A. P. Brokaw, and T. R. Viswanathan, "A 1.4 V supply CMOS fractional bandgap reference," *IEEE J. Solid-State Circuits*, vol. 42, no. 10, pp. 2180–2186, Oct. 2007.
- [7] G. Ge, C. Zhang, G. Hoogzaad, and K. A. A. Makinwa, "A single-trim CMOS bandgap reference with a 3σ inaccuracy of ±0.15% from -40°C to 125°C," *IEEE J. Solid-State Circuits*, vol. 46, no. 11, pp. 2693–2701, Nov. 2011.
- [8] C. M. Andreou, S. Koudounas, and J. Georgiou, "A novel wide-temperature-range, 3.9 ppm/°C CMOS bandgap reference circuit," *IEEE J. Solid-State Circuits*, vol. 47, no. 2, pp. 574–581, Feb. 2012.
- [9] Z.-K. Zhou et al., "A 1.6-V 25-μ A 5-ppm/°C curvature-compensated bandgap reference," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 4, pp. 677–684, Apr. 2012.
- [10] K. K. Lee, T. S. Lande, and P. D. Häfliger, "A sub-μW bandgap reference circuit with an inherent curvature-compensation property," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 1, pp. 1–9, Jan. 2015.
- [11] K. Sanborn, D. Ma, and V. Ivanov, "A sub-1-V low-noise bandgap voltage reference," *IEEE J. Solid-State Circuits*, vol. 42, no. 11, pp. 2466–2481, Nov. 2007.
- [12] A. Shrivastava, K. Craig, N. E. Roberts, D. D. Wentzloff, and B. H. Calhoun, "A 32nW bandgap reference voltage operational from 0.5V supply for ultra-low power systems," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2015, pp. 1–3.
- [13] F. Sebastiano, L. J. Breems, K. A. A. Makinwa, S. Drago, D. M. W. Leenaerts, and B. Nauta, "A 1.2-V 10-μ W NPN-based temperature sensor in 65-nm CMOS with an inaccuracy of 0.2°C (3σ) from -70°C to 125°C," *IEEE J. Solid-State Circuits*, vol. 45, no. 12, pp. 2591–2601, Dec. 2010.
- [14] G. De Vita and G. Iannaccone, "A sub-1 V, 10 ppm/°C, nanopower voltage reference generator," *IEEE J. Solid-State Circuits*, vol. 42, no. 7, pp. 1536–1542, Jul. 2007.
- [15] K. Ueno, T. Hirose, T. Asai, and Y. Amemiya, "A 300 nW, 15 ppm/°C, 20 ppm/V CMOS voltage reference circuit consisting of subthreshold MOSFETs," *IEEE J. Solid-State Circuits*, vol. 44, no. 7, pp. 2047–2054, Jul. 2009.
- [16] L. Magnelli, F. Crupi, P. Corsonello, C. Pace, and G. Iannaccone, "A 2.6 nW, 0.45 V temperature-compensated subthreshold CMOS voltage reference," *IEEE J. Solid-State Circuits*, vol. 46, no. 2, pp. 465–474, Feb. 2011.
- [17] M. Seok, G. Kim, D. Blaauw, and D. Sylvester, "A portable 2-transistor picowatt temperature-compensated voltage reference operating at 0.5 V," *IEEE J. Solid-State Circuits*, vol. 47, no. 10, pp. 2534–2545, Oct. 2012.
- [18] X. L. Tan, P. K. Chan, and U. Dasgupta, "A sub-1-V 65-nm MOS threshold monitoring-based voltage reference," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 23, no. 10, pp. 2317–2321, Oct. 2015.
- [19] P. B. Basyurt, D. Y. Aksin, E. Bonizzoni, and F. Maloberti, "A 490-nA, 43-ppm/°C, sub-0.8-V supply voltage reference," in *Proc.* 40th Eur. Solid State Circuits Conf. (ESSCIRC), Sep. 2014, pp. 115–118.
- [20] C. M. Andreou et al., "A subthreshold, low-power, RHBD reference circuit, for earth observation and communication satellites," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2015, pp. 2245–2248.
- [21] A. J. Annema, "Low-power bandgap references featuring DTMOSTS," IEEE J. Solid-State Circuits, vol. 34, no. 7, pp. 949–955, Jul. 1999.
- [22] I. M. Filanovsky and A. Allam, "Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 48, no. 7, pp. 876–884, Jul. 2001.

- [23] Y. Tsividis, Operation and Modeling of the MOS Transistor, 2nd ed. Boston, MA, USA: McGraw-Hill, 1999.
- [24] K. A. Bowman, B. L. Austin, J. C. Eble, X. Tang, and J. D. Meindl, "A physical alpha-power law MOSFET model," *IEEE J. Solid-State Circuits*, vol. 34, no. 10, pp. 1410–1414, Oct. 1999.
- [25] D. V. Kerns, "Optimization of the peaking current source," *IEEE J. Solid-State Circuits*, vol. 21, no. 4, pp. 587–590, Aug. 1986.
 [26] M. S. J. Steyaert and W. Sansen, "Power supply rejection ratio in
- [26] M. S. J. Steyaert and W. Sansen, "Power supply rejection ratio in operational transconductance amplifiers," *IEEE Trans. Circuits Syst.*, vol. 37, no. 9, pp. 1077–1084, Sep. 1990.
- [27] X. Peng, W. Sansen, L. Hou, J. Wang, and W. Wu, "Impedance adapting compensation for low-power multistage amplifiers," *IEEE J. Solid-State Circuits*, vol. 46, no. 2, pp. 445–451, Feb. 2011.



Jize Jiang received the B.Eng. degree in electrical and electronic engineering from Nanyang Technological University, Singapore, in 2012, where he is currently pursuing the Ph.D. degree.

His current research interests include highly reliable RHBD ASIC, high-precision linear circuit design, and power management ICs.



Wei Shu received the B.Eng. and Ph.D. degrees in electrical and electronic engineering from Nanyang Technological University (NTU), Singapore, in 2005 and 2010, respectively.

He is currently a Senior Research Scientist with Temasek Laboratories at NTU, Singapore. His current research interests include highly reliable RHBD ASIC, high-speed data converters low-voltage lowpower analog ASIC for MEMS, power management ICs, and audio power amplifier.



Joseph S. Chang (M'04-SM'12) received the B.Eng. degree in electrical and computer engineering from Monash University, Australia, and the Ph.D. degree from the Department of Otolaryngology, University of Melbourne, Australia.

He was the Associate Dean of Research and Graduate Studies with the College of Engineering, Nanyang Technological University, Singapore, where he is currently a Professor and the Director of Virtus, IC Design Center of Excellence. He is also an Adjunct Professor with Texas A&M University.

His research is highly multi-disciplinary and he publishes prolifically with over 200 science and engineering publication, over 30 awarded and pending patents, and has licensed technology to industry.

Dr. Chang has been awarded numerous academic, defense, and industrial grants exceeding U.S. 15 M, including from the Defense Advanced Research Projects Agency, USA, the E.U., multinational corporations, and from Singapore's funding agencies. He was the Chair of the Life Sciences Systems and Applications Technical Committee and the Biomedical and Life Science Circuits and Systems Technical Committee, all of the IEEE Circuits and Systems Society. He is the current Chair of the Analog Signal Processing Technical Committee. He has chaired several international conferences, including the IEEE-National Institutes of Health Life Sciences Systems and Applications Workshop, the IEEE-NIH CAS Medical and Environmental Workshops, and the International Symposium on Integrated Circuits and Systems. He has founded two startups, has designed numerous related products adopted for industry and commercially. He has served as a Guest Editor of the Proceedings of the IEEE, Corresponding Guest Editor of the IEEE IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, a Guest Editor of the IEEE Circuits and Systems Magazine, and an Editor of the Open Column of the IEEE Circuits and Systems Magazine. He was an Associate Editor of several IEEE publications, including the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I, the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-II, and the IEEE Circuits and Systems Magazine, and is currently a Senior Editor of the IEEE IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS. He recently founded the new Flexible Hybrid and Printed Electronics Technical Committee. He was an IEEE Distinguished Lecturer from 2012 to 2013. He was the keynote/plenary speaker at several major conferences, including the IEEE ICCAS'13, IBBN'14, the IEEE Async'14, and the IEEE IECES'15, and at the IEEE MidWest Symposium on Circuits and Systems'16.