Current-Mode Full-Duplex Transceiver for Lossy On-Chip Global Interconnects

Nijwm Wary and Pradip Mandal

Abstract—This paper presents an energy efficient fullduplex (FD) current-mode transceiver for on-chip global interconnects. As it shares the same signaling port for transmitting and receiving signal, the wire efficiency is increased by 2x compared to unidirectional transceivers. The proposed hybrid transceiver has a directional inverter/buffer (DIB) circuit which inverts the outbound signal whereas conveys the incoming signal maintaining the same phase with a gain greater than one. As a result, the incoming signal is seamlessly separated from the strong outbound signal just by weighted addition of the two compound signals on the either sides of the DIB by a transconductor (gm) circuit. This is in contrast to existing subtraction based signal dissociation architecture. Importantly, the inbound signal retrieval process is a constructive one where the two components of the incoming signal are added up to provide inherent gain, making it suitable for lossy on-chip link. Moreover, the DIB circuit has very low active impedance at its input/output node and hence supports high bandwidth transmission without using any passive terminator. A prototype design has been implemented in 0.18-\mu m CMOS process for a global interconnect of 5 mm length. Measured results give an efficiency of 0.19 pJ/b/mm for an FD operation of 4.0 Gb/s.

Index Terms—Bi-directional, current-mode, full-duplex transceiver (FDT), global interconnects, high speed, network-on-chip (NoC), on-chip interconnects, multi-chip modules (MCMs).

I. INTRODUCTION

TITH the advancement in fabrication technology multiple digital cores are getting integrated on a single die, leading to multi-processor systems-on-chip (MPSoCs). Energy efficient data sharing among the cores through networks-onchip (NoCs) are becoming popular in MPSoCs. The performance of NoC is highly dependent on the speed and power consumption of data transmission across the global interconnects. As the global interconnects are lossy links, it is a challenge to transmit high speed data efficiently across them. To have energy efficient data communication, full swing signaling across the long interconnects with repeaters is replaced by low swing signaling across repeaterless link. In recent times, several such low swing high speed signaling techniques have been proposed for serial communication across the lossy interconnect. Some of them are capacitively driven line [1]–[5], current-mode signaling [6]–[11], and resistive

Manuscript received October 6, 2016; revised February 10, 2017; accepted April 18, 2017. Date of publication June 27, 2017; date of current version July 20, 2017. This paper was approved by Associate Editor Anthony Chan Carusone. (Corresponding author: Nijwm Wary.)

The authors are with the Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur 721302, India (e-mail: nijwmwary@iitkgp.ac.in).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2017.2697410

termination [12]–[15]. The popular techniques used to increase the performance of serial transceivers for off-chip link have also been deployed for on-chip interconnects. Some of them are cross-talk compensation and decision feedback equalization [16], feed forward equalization [6], continuous time linear equalization [17], loss-compensation by negative impedance converters [18], wire twisting [19], and modulation [20].

Besides the energy efficiency improvement, there are several attempts to decrease the link area of the NoC. For example in [1], 16 data streams are serialized into one data stream to reduce the link area. Similarly, two data streams are transmitted over a single wire using 4-level pulse-amplitude modulation (PAM4) communication [21]. For two-way data communication, two dedicated unidirectional links may be used as shown in Fig. 1(a). The other option is to use a halfduplex signaling scheme as shown in Fig. 1(b), where the same link can be time shared for data transmission in two directions. Use of a bi-directional link to support half-duplex signaling has better utilization of the link area [11], [22]–[24], however, at the cost of independency of data transmission in opposite directions. The link utilization may be doubled by using a full-duplex (FD) signaling scheme where the data flow can take place across the same link in both the direction simultaneously as illustrated in Fig. 1(c). Moreover, it helps to maintain independency of the data communication in opposite directions. However, FD signaling requires special hybrid transceivers at the two ends of the link to dissociate the "outbound" signal (transmitting signal) and the "inbound" signal (received signal). In this paper, we propose a currentmode transceiver for FD signaling across on-chip interconnect.

Similar to core-to-core communication within a die, for short distance die-to-die communication through silicon interposers [7], [25] in multi-chip modules (MCMs) reduction of the number of link lines is necessary as it helps to increase the level of integration. In these MCMs, the dies are flipped and are connected through silicon interposers and micro bumps. Since the number of bumps per unit area is limited, there is a trend to decrease the number of link line. For example, Dehlaghi and Carusone [25] have used single-ended communication to manage with less number of bumps in the system. Our proposed differential FD transceiver (FDT) may be directly used for such MCMs interconnects.

FDTs are recently being explored for on-chip interconnects [26], [27], however, they are more popular and have been extensively explored for off-chip PCB/cables [28]–[32]. But off-chip FDTs are power hungry and they cannot be directly deployed for on-chip interconnects as the power budget for on-chip link is much lower. Moreover, on-chip




Fig. 1. Different signaling techniques. (a) Unidirectional. (b) Half-duplex. (c) FD.

link has different characteristic compared to that of off-chip interconnects and hence, require different techniques to make them energy efficient. Off-chip interconnects consist of high frequency loss whereas, for dc the loss is negligible. On the other hand, for on-chip interconnects both high frequency and dc loss are significant. For instance, the link resistance of the global interconnect (M5) is around 31 Ω /mm for a width of 2 μ m in 0.18- μ m technology. This is hundred times larger than the resistance of the typical off-chip links per cm [23]. Also, in current mode signaling, the on-chip interconnects are terminated at the receiving end with low impedance for high bandwidth of the link [6], [7], [11]. Hence, the signal has larger swing at the transmitting end of the interconnect and its swing reduces significantly by the time it reaches the other end of the interconnect. As a result, at the input/output node of a transceiver, the magnitude of the outbound signal is much larger than the inbound signal. Hence, for on-chip interconnect, the transceiver should have a high gain for the inbound signal and at the same time, it should also ensure high bandwidth and low power consumption to get good energy efficiency.

In this paper, a current-mode transceiver has been proposed for FD communication suitable for on-chip global interconnects. The proposed transceiver reduces the link area by 50% compared to the existing unidirectional schemes. To achieve FD communication, the separation of the inbound and the outbound signal in the transceiver is done by a directional inverter buffer circuit and an addition based transconductor circuit. The proposed circuit has higher inherent gain for the inbound signal compared to the existing subtraction based resistor transconductor (R-gm) hybrid transceiver architecture used for low loss off-chip link [28]. As a result, based on this implementation, the power efficiency of the transmitter and the receiver/transconductor of the proposed transceiver are, respectively, $1.3 \times$ and $12 \times$ higher compared to those of the R-gm hybrid. This makes the proposed transceiver suitable for lossy on-chip link. Moreover, because of having very low impedance at the input/output node of the proposed transceiver, it eliminates the requirement of passive terminator for achieving high bandwidth link.

Section II discusses about the existing FDTs and introduces the proposed FDT architecture. Section III discusses the circuit design of the proposed transceiver and its analysis. Section IV discusses the implementation and simulated performance. Section V presents measured results followed by the conclusion in Section VI.

II. FULL-DUPLEX SIGNALING IN SERIAL LINK

In FD binary signaling, the associated transceiver should be able to work in FD mode and to do so, it should successfully separate the inbound signal from the outbound signal. The primary objective in design of an FDT is reducing the interference induced by the outbound signal into the received signal. The induced signal acts like a noise and degrades the quality of the received signal. The challenge in FDT design is making this noise much lower compared to the received signal in presence of process variations and device mismatches to achieve the target bit error rate (BER). Before introducing the proposed FDT and its advantages, let us discuss the existing FDT architectures.

A. Conventional Full-Duplex Transceivers

One of the architectures of FDT for off-chip interconnect is the replica driver hybrid as shown in Fig. 2(a) [29]–[32]. It consists of a main transmitter driver (TX), a replica driver, and a subtractor. In addition, the link is terminated by a resistor Z_o matching characteristic impedance of the link to avoid reflection (except in [32] where Z_o is active impedance). TX generates the outbound signal $V_{\rm ob}$ to be transmitted across the link which is terminated at the far end too. The voltage signal V_a at input/output node A contains both the outbound signal $V_{\rm ob}$ and inbound signal $V_{\rm ib}$ originated from the far end transceiver. In order to retrieve the inbound signal $V_{\rm ib}$ from V_A (= $V_{\rm ib} + V_{\rm ob}$), a replica signal $V_{\rm rep}$ of $V_{\rm ob}$ is generated by the replica driver and then it is subtracted from V_A . This operation can be mathematically written as

$$V_{\rm rx} = V_A - V_{\rm rep} = V_{\rm ib} + \Delta V_{\rm er} \tag{1}$$

where $\Delta V_{\rm er} = V_{\rm ob} - V_{\rm rep}$ is the error voltage due to mismatch between $V_{\rm rep}$ and $V_{\rm ob}$. In a good transceiver, $\Delta V_{\rm er} \ll V_{\rm ib}$.




Fig. 2. FDTs. (a) Replica driver. (b) Resistor transconductor (R-gm hybrid) [28]. (c) Proposed technique (DIB-gm hybrid).

Fig. 3. DIB. (a) Circuit diagram. (b) High frequency small signal equivalent circuit.

In this architecture, the primary sources of $\Delta V_{\rm er}$ are the mismatch of gains between the TX and the replica driver, and the timing mismatch between $V_{\rm rep}$ and $V_{\rm ob}$ at the input of the subtractor

An alternate architecture of FDT for off-chip link is shown in Fig. 2(b). This architecture has a lower $\Delta V_{\rm er}$ than that of the replica driver hybrid called the R-gm hybrid [28]. In this transceiver, the terminator Z_o is split into two parts, namely, r and $Z_o - r$. The current mode transmitter (TX) generates the outbound signal $V_{\rm ob}$ which propagates through resistor r. So, the amplitude of the outbound signal at the two ends of the resistor r (i.e., node A and node B) are different. The outbound

signal $V_{\rm ob}$ at node A is reduced to $[Z_o/(Z_o+r)]V_{\rm ob}$ at the node B, whereas the inbound signal at node A is $(Z_o-r)/Z_o$ times lower than that of the inbound signal $V_{\rm ib}$ at node B. Because of the opposite nature (in terms of magnitude) of the inbound and outbound signals at the two nodes, it is possible to eliminate the outbound signal at the receiving port by suitably subtracting the signal V_A (at node A) from the signal V_B (at node B). To completely eliminate the outbound signal in $V_{\rm rx}$, the transconductor first equalizes the magnitude of the outbound signals through the multipliers a_1 and b_1 for signals V_A and V_B , respectively, and then subtracts the resulting signals. In this subtraction process, however, part




Fig. 4. (a) Implementation of the proposed FDT. (b) Addition-based transconductor circuit.

of the inbound signal remains in $V_{\rm rx}$. This process can be mathematically expressed by the following equation:

$$V_{\text{rx}} = b_1 V_B - a_1 V_A = \left(\frac{Z_o}{Z_o + r} \cdot b_1 - a_1\right) V_{\text{ob}} + \left(b_1 - \frac{Z_o - r}{Z_o} \cdot a_1\right) V_{\text{ib}}. \quad (2)$$

To eliminate V_{ob} , a_1 and b_1 are chosen such that $(a_1/b_1) = (Z_o/Z_o + r)$. With this, we get

$$V_{\rm rx} = \frac{2r}{Z_o} \cdot a_1 V_{\rm ib} + \Delta V_{\rm er}. \tag{3}$$

So, the gain of the receiver or the transconductor part is directly proportional to the coefficient a_1 and the ratio (r/Z_o) . Practically the signal $V_{\rm rx}$ in the receiving port may contain

unwanted outbound signal $\Delta V_{\rm er}$ which is primarily due to mismatches of (a_1/b_1) and (Z_o/Z_o+r) . So, sources of $\Delta V_{\rm er}$ in this case is the variation of the ratio of a_1 and b_1 , and also the mismatch of the Z_o and r with their differential counterpart.

It has been demonstrated in [28] that for 10% mismatches in the critical parameters of the sources of $\Delta V_{\rm er}$ both in replica driver hybrid and R-gm hybrid, the latter has a better eye opening of the received signal compared to that of the former. Hence, in terms of robustness, R-gm hybrid is a better technique than the replica driver hybrid. However, R-gm hybrid is not an energy efficient transceiver for a lossy link. With increase in link resistance (R_L), the energy efficiency of both the transmitter and the receiver degrades. Following are the reasons for the degradation of the energy efficiency.

1) The part of the signal current of the transmitter going into the link (i_{sig}) in terms of the bias current of

transmitter I_{Tc} is given by

$$i_{\text{sig}} = \frac{Z_o - r}{2Z_o + R_L} \cdot I_{\text{Tc}}.\tag{4}$$

In presence of large R_L , to get good current efficiency of the transmitter $(i_{\rm sig}/I_{\rm Tc})$, r should be a small part of Z_o . This requirement directly affects the receiver gain $(V_{\rm rx}/V_{\rm ib})$ since from (3), we have seen that the receiver gain is directly proportional to r/Z_o . So, there is a trade-off between efficiency of the transmitter and the gain of the receiver.

2) To improve over-all efficiency, the present trend is to decrease the swing of the outbound signal on the link to a low level (typically, few tens of millivolts). In addition, with increase of R_L , the relative swing of the inbound signal with respect to that of the outbound signal at node B further reduces. As a result, to get a sufficient received signal amplitude, gain of the receiver should be high. Since, gain cannot be increased by increasing (r/Z_0) beyond a certain point (due to the trade-off), a_1 needs to be increased. This increases the power requirement in the transconductor, thereby lowering the overall energy efficiency.

To summarize, for lossy on-chip interconnect, the R-gm hybrid is not a suitable architecture and that is mainly due to its direct trade-off between the receiver gain and current efficiency of the transmitter. In this implementation, this trade-off has been eliminated by replacing the resistive divider with an active circuit which has a directional phase shift property, namely, it inverts the phase of the outbound signal whereas allows the inbound signal to pass with the same phase. This directional property of the active circuit replaces the subtraction based elimination of the outbound signal from the inbound signal by addition based elimination. The active circuit ensure low impedance (Z_o) at node B but high impedance at node A. The low impedance at node B helps to terminate the link without using passive terminator. The high impedance at node A not only helps to increase the efficiency of the transmitter but also increase the gain for the inbound signal from node B to node A. So, the output of the receiver is sum of inbound signal with large amplitude at node A and the inbound signal at node B. As a result, the overall gain for the inbound signal is higher than that of the R-gm hybrid.

B. Proposed Full-Duplex Transceiver

The proposed FDT is shown in Fig. 2(c). It consists of a current-mode transmitter (TX), a directional inverter/buffer (DIB), and a transconductor circuit (gm) performing the weighted addition operation. The TX generates the outbound signal for the data $V_{\rm tx}$ to be transmitted. In this proposed FDT, the DIB plays an important role. It has a special functionality of inverting the phase of the outbound signal and simultaneously allowing the inbound maintain its phase (i.e., buffer mode). More specifically, the outbound signal going from A to B is inverted by 180° whereas the inbound signal passing from B to A maintains its phase. The gains of DIB are $-\alpha$ from node A to node B and B from node B to node A. As the outbound signals at nodes A and B are

out of phase to each other, they can be added to zero by equalizing their amplitudes with the weights a_2 and b_2 . Due to this operation, on the other hand, the inbound signals at the two nodes are added up. Mathematically, the final received signal $V_{\rm TX}$ is given by

$$V_{\rm rx} = a_2 V_A + b_2 V_B = (a_2 \beta + b_2) V_{\rm ib} + (a_2 - \alpha b_2) V_{\rm ob}$$
. (5)

From this expression of $V_{\rm rx}$, it is clear that the outbound signal $V_{\rm ob}$ can be eliminated from the received signal by making its coefficient zero. This can be done by fulfilling the following condition:

$$\alpha = \frac{a_2}{b_2}. (6)$$

With this condition, the expression of the final received signal becomes

$$V_{\rm rx} = a_2(\beta + \alpha^{-1})V_{\rm ib} + \Delta V_{\rm er}. \tag{7}$$

In our implementation, both β and α^{-1} are higher than one, so gain of receiver is high. To compare the performance of the R-gm hybrid transceiver and that of the proposed transceiver, we can find the ratio of the parameters a_1 and a_2 required to get an equal gain of the corresponding receiver for the inbound signal and it is given by

$$\frac{a_1}{a_2} = (\beta + \alpha^{-1}) \cdot \frac{Z_o}{2r}.\tag{8}$$

Moreover, the quiescent current of each of the transconductor circuits (implementing the coefficients a_1 , b_1 , a_2 , and b_2) is square of the coefficient values. So, power of the two transconductor circuits in R-gm hybrid (P_r) is proportional to $a_1^2 + b_1^2$. Similarly, for DIB-gm, the power of transconductor circuits (P_{DIB}) is proportional to $a_2^2 + b_2^2$. So, the ratio of the power in the transconductor circuits of the two transceivers for an equal gain of the inbound signal is given by

$$\frac{P_r}{P_{\text{DIB}}} = \frac{I_{a_1} + I_{b_1}}{I_{a_2} + I_{b_2}} = \frac{1 + \left(\frac{Z_o + r}{Z_o}\right)^2}{1 + \frac{1}{a^2}} \cdot \left(\frac{a_1}{a_2}\right)^2. \tag{9}$$

By taking $r = (Z_o/2)$ as suggested in [28] and with practical values of β (= 2.9) and α^{-1} (= 2.8) in our implementation, this ratio becomes 12. Hence, the receiver or transconductor of the proposed DIB-gm hybrid is much more power efficient compared to that of the R-gm hybrid.

Another aspect of the DIB is that small signal impedance at node B is low while that at node A is high. So, when the DIB is connected to the interconnect at its low impedance node B, it helps to enhance the bandwidth of link for both transmitting and receiving mode without any passive terminator. The high impedance at node A helps to receive the inbound current signal in amplified voltage form and also increases the efficiency of the transmitter. High impedance of the output port of the current-mode TX helps to maintain the net impedance at node A high. The signal current generated by the TX is

$$i_{\text{sig}} = \frac{\alpha Z_A}{Z_o + R_L} \cdot I_{\text{Tp}} \tag{10}$$

where Z_A is the impedance at node A as seen by the TX. From (4) and (10), the ratio of the current required by the




Fig. 5. Impedance at node *B* of the transceiver and transfer characteristic of the signaling system.




Fig. 6. Ratio of received signal with respect to the inbound and outbound signal at the input/output node B of the transceiver.

transmitter of R-gm and that of DIB-gm to achieve the same signal current can be calculated and it is given by

$$\frac{I_{\text{Tc}}}{I_{\text{Tp}}} = \frac{\alpha Z_A (2Z_o + R_L)}{(Z_o - r)(Z_o + R_L)}.$$
 (11)

In our implementation, $Z_A = 450~\Omega$, $Z_o = 90~\Omega$, and $R_L = 155~\Omega$, with which the current ratio becomes 4.9. From this, it can be concluded that the transmitter in the proposed transceiver also has better power efficiency compared to that in the R-gm hybrid architecture. It is to be noted that DIB being an active circuit, requires static bias current close to $2.8I_{\rm Tp}$ for our implementation. Considering this quiescent current, it is observed that TX in the proposed FDT is more efficient that the TX in R-gm hybrid by $1.3\times$.

III. ANALYSIS AND CIRCUIT DESIGN OF THE PROPOSED TRANSCEIVER

A. Directional Inverter/Buffer

Transistor level implementation of the DIB is shown in Fig. 3(a). It has two cross-coupled transistors M1 and M1' driving two diode connected active inductive peaking loads




Fig. 7. Inbound and outbound signals at node A, node B, and output of transconductor of the transceiver.




Fig. 8. Signal at the middle of the interconnect.

M2 and M2'. As discussed before, one of the important property of DIB is low impedance at its differential port B-B'. To justify this property, we have considered the small signal equivalent circuit shown in Fig. 3(b). In this equivalent circuit, we assume M1-M1' and M2-M2' are identical. The single ended small signal impedance seen by the inbound signal at node B is given by

$$Z_{ibB} = \frac{1}{G_{m1}} - \frac{1}{G_{m2}} \tag{12}$$

where $G_{m1} \approx g_{m1} + g_{mb1}$ and $G_{m2} = g_{m2} + g_{mb2}$ for the transistors M1 and M2, respectively. So, the impedance at node B can be made very small by adjusting the value of this difference even though both $1/G_{m1}$ and $1/G_{m2}$ are significantly larger. Hence, inbound signal current sees a very low impedance at node B but sees a relatively larger impedance $Z_{ibA} = 1/G_{m2}$ at node A. For stability of DIB, Z_{ibB} should be positive.

On the other hand, the single ended impedance seen by the outbound signal current going from A to B is

$$Z_{obA} = -\frac{1}{G_{m1}} - R_L - Z_{\inf}$$
 (13)

where R_L is the resistance of the interconnect and Z_{inf} is the input impedance of the similar transceiver sitting at the




Fig. 9. (a) Half-duplex signaling of 2 Gb/s. (b) FD signaling with a data transmission of 2 Gb/s from transceivers at both the ends. (c) FD signaling with a data transmission of 2 and 2.1 Gb/s from the far end and the near end transceivers, respectively.




Fig. 10. Variation of vertical eye opening with PVT variations.

far end of the link. The outbound signal faces the negative impedance Z_{obA} at node A whereas it sees a positive resistance $Z_{obB} = R_L + Z_{inf}$ at node B. Because of this, the outbound signals at nodes A and B are out of phase to each other by 180°. The values of two gains α and β of the DIB with this implementation is

$$\alpha = \frac{R_L + Z_{\text{inf}}}{\frac{1}{G_{m1}} + R_L + Z_{\text{inf}}}$$

$$\beta = \frac{G_{m1}}{G_{m2} - G_{m1}}.$$
(14)

$$\beta = \frac{G_{m1}}{G_{m2} - G_{m1}}. (15)$$

From these two equations, we can conclude that $\alpha < 1$ and $\beta > 1$ for the proposed DIB.

B. DIB-gm Hybrid

The transistor level circuit diagram of the proposed FDT consisting of the DIB, the transmitter (TX), and the transconductor (gm) (working as receiver) is shown in Fig. 4(a). The CML based transmitter has been used to generate high speed outbound signal. In TX, the two transistors M3 and M3' steer the current I_{TX} either in node A or node A'




Fig. 11. Variation of eye opening. (a) With variation of link resistance per mm. (b) In presence of link mismatch.




Fig. 12. Output noise spectrum density of the transceiver.

depending on the logic signal to be transmitted. The circuit diagram of the transconductor for performing addition is shown in Fig. 4(b). The two differential signals V_A and V_B are fed to the two differential input ports IN_a and IN_b of the transconductor. The two differential voltages are first converted into current signals, which are then added by flowing them through a common load. The added currents are then converted back to voltage by the common gate stage. It may be noted that before feeding to the adder, the common mode level of signal V_A is shifted to a lower level using the common drain stage. With this implementation, the ratio of the coefficients of addition [earlier denoted by a_2 and b_2 in Fig. 2(c)] is given by

$$\frac{a_2}{b_2} = A_{\rm cd} \cdot \sqrt{\frac{W_a L_b}{W_b L_a}} \cdot \sqrt{\frac{I_a}{I_b}} \tag{16}$$

where A_{cd} is the gain of the common drain stage, and W_a/L_a and W_b/L_b are the width/length of the transistors M_a and M_b ,




Fig. 13. Monte Carlo simulation for the vertical eye opening.

respectively. From (6), (14), and (16), the condition to be satisfied to eliminate the outbound signal at the output node of the transconductor can be obtained as

$$\sqrt{\frac{I_a}{I_b}} = A_{\rm cd}^{-1} \cdot \sqrt{\frac{W_b L_a}{W_a L_b}} \cdot \frac{(R_L + Z_{\rm inf})}{\left(\frac{1}{G_{m1}} + R_L + Z_{\rm inf}\right)}.$$
 (17)

As satisfying this equality condition is crucial to avoid the outbound signal at the receiver output, we kept tuning option for the I_a/I_b ratio to counter any process variation in the right-hand side of this equation.

IV. IMPLEMENTATION AND SIMULATED PERFORMANCE

In order to verify the operation of the proposed transceiver, it has been designed in the 0.18- μ m UMC CMOS process. Simulated performance using the Cadence Spectra has been reported in this section.

The length of the global interconnect that we have considered is 5 mm. The second top metal M5 has been used for implementing the differential signal line having the width and spacing of 2 and 1.5 μ m, respectively. The top and the adjacent bottom metal layers are filled by ground strips following the Manhattan routing style. The normalized transfer function




Fig. 14. Test setup of the prototype design.




Fig. 15. (a) Die photograph of the test chip. (b) Layout of transceiver.




Fig. 16. Measured eye at the middle of the link for an FD signaling of 4.0 Gb/s.

from input of the transmitter of the near end transceiver to the receiver's output of the far end transceiver including the link and the post layout parasitics of transceiver has been shown in Fig. 5. The transfer function has a 3 dB cutoff point at 1.5 GHz. In the same figure, the single ended impedance of the link port (input/output node B) of the transceiver is shown. The impedance is adjusted to 90 Ω . The magnitude of the ratio of $V_{\rm rx}$ to both the inbound (V_{ibB}) and the outbound (V_{obB}) signals at input/output node B of the transceiver has been plotted against frequency as shown in Fig. 6. In low frequency range, $V_{\rm rx}$ has inbound signal 66 dB higher than the outbound signal. The component of the outbound signal rises up with increase in frequency up to 4 GHz, however, it is still 30 dB lower from than the component of inbound signal.

In order to see the transient response of the transceiver, a bit pattern is transmitted from near end toward the far end.

Likewise, another bit pattern from the far end is transmitted toward the near end. The inbound signal component and the outbound signal component of the signal at node $A(V_A)$, node $B(V_B)$ and the receiver output (V_{rx}) of the transceiver have been plotted in Fig. 7. As expected, the outbound signals at node A and B are out of phase by 180° whereas the inbound signals at these two nodes are in phase. The corresponding directional gains α and β are 0.36 and 2.9, respectively. At $V_{\rm rx}$, the peak to peak error voltage (due to outbound signal only) is 5.8 mV, whereas the inbound signal has a differential amplitude of 67 mV. So, in FD operation, small ripples of the error voltage are observed in $V_{\rm rx}$. Fig. 8 shows the differential signal at the middle of the interconnect for the FD operation. This signal consists of three levels L1, L2, and L3 as it is superposition of two non-return-to-zero (NRZ) signals having the same amplitude at this point.

The eye diagram of the data stream received by one of the two transceivers ($V_{\rm rx}$) is plotted for three different situations as shown in Fig. 9. Fig. 9(a) is the plot of half-duplex signaling when only the far end transceiver is transmitting a data stream at 2.0 Gb/s data rate. Fig. 9(b) gives the plot of FD operation when both the transceivers at the two ends are transmitting data streams at the rate of 2.0 Gb/s. It may be observed from the eye diagrams of the two cases that the jitter in FD signaling increases to 0.11 UI from 0.05 UI in case of half-duplex signaling. Fig. 9(c) shows the eye diagram when the near end transceiver is transmitting at 2.0 Gb/s data rate, whereas the far end transceiver is transmitting 2.1 Gb/s at data rate. In this case the jitter is 0.12 UI. It may be observed that the quality of the eye diagram in Fig. 9(b) is practically same as that of the




Fig. 17. Measurement of the received data streams by TR1 for an FD signaling of 4 Gb/s. (a) Eye diagram (2 Gb/s). (b) Bathtub curve.




Fig. 18. Measured variation of vertical eye opening with changing the ratio of I_a and I_b .

eye diagram in Fig. 9(c). Hence, we may conclude that the two transceivers can communicate with each other asynchronously. In this context, we would like to mention that the separation of the inbound signal from the outbound signal is done in a continuous time domain. So, it is possible to incorporate preemphasis driver in the transmitter to maintain the speed for longer links. However, it is beyond the scope of this paper.

A. Effects of PVT Variations and Mismatches

In the proposed FDT, we are matching two parameters defined by (6) to remove the outbound signal from inbound signal. So, it is important to analyze the performance of the circuit in presence of process, supply voltage, and temperature (PVT) variations and also with link mismatch and device mismatch. Fig. 10 gives the variation of the vertical opening of the eye in FD operation at 2×2.0 Gb/s with the PVT variations. By lowering the supply voltage from 1.8 to 1.65 V, the eye closes by 10% only. However, for supply voltage higher than 1.8 V, the eye opening remains practically constant. Similarly, increasing the temperature to 80 °C from room temperature, the eye closes by 6% only, whereas, the eye opening remains almost constant for lower temperature. Likewise, for different process corners the eye opening slightly reduces with respect to that in typical cor-

ner. The worst case eye opening occurs in the case of slow-slow (SS) corner where it decreases by 15%.

As (6) is also involves on the link resistance, the vertical eye opening also depends on it. The link resistance per mm of the metal layer used for the implementation of the link may vary due to variation of width, height, and resistivity. The variation of the eye opening with change in the resistance of the link per mm is shown in Fig. 11(a). For 15% increase in the link resistance, the eye opening decreases by 10%, whereas for 15% decreases in link resistance, it decreases by 2% only. The variation of the vertical eye opening with the mismatch of the differential link is shown in Fig. 11(b). The eye opening almost remains constant with $\pm 15\%$ mismatch between the two lines.

In order to estimate the BER for the worst case eye opening, the noise spectrum density at the output of the receiver has been simulated and it is shown in Fig. 12. The total integrated noise of this graph is 1.5 mV rms. The worst case eye opening occurs when the process, voltage and temperature are SS, 1.65 V and 80 °C, respectively, and link resistance is increased by 15%. In this worst case eye opening, the BER is $< 10^{-16}$ for 39% UI. It is to be noted that the process variation of transistors and the variation of the link resistance per mm may be compensated by silicon tuning option. This has been done by tuning the ratio of I_a and I_b to get the maximum eye opening as shown in Figs. 10(c) and 11(a). Considering this silicon tuning, BER for the worst case situation is $< 10^{-16}$ for 54% UI.

The vertical eye opening of the proposed transceiver is fairly robust to device mismatches. Fig 13 gives the variation of the vertical eye opening for 200 runs of Monte Carlo simulation. It may be seen that 83% of the total samples have vertical eye opening greater than 75%.

V. MEASUREMENT RESULTS

The block diagram of the test-setup for evaluating the proposed transceiver has been shown in Fig. 14. A pseudorandom binary sequence (PRBS) generating two channels of high speed data streams of length $2^{10}-1$ each and having 180° shift between the two patterns has been designed using the architecture demonstrated in [33]. The two data channels are fed to the two FDTs TR1 and TR2, which are connected across

| Ref | Tech (nm) | TX Type | RX Type | Length (mm) | Link Type | Supply (V) | Speed (Gbps) | BER | Efficiency (pJ/b) | Efficiency (pJ/b/mm) | Area(μm²) (TX+RX) |
|--------------|--------------|------------|------------|-------------|-----------------|------------|-----------------|--------|-------------------|-------------------------|----------------------|
| [1] | 65 | Cap. | CT | 6 | Uni-directional | 1.2 | 10.0 | <10-12 | 1.04 | 0.17 | 11570 ^a |
| [27] | 65 | СМ | CM | 5 | Full-Duplex | 1.0 | 10.0^{b} | - | 0.38^{b} | 0.076^{b} | - |
| [23] | 90 | CM | RT | 5 | Half-Duplex | 1.0 | 8.0 | <10-12 | 0.9 | 0.18 | 2000 |
| [6] | 90 | СМ | CM | 10 | Uni-directional | 1.2 | 6.0 | <10-4 | 0.63 | 0.063 | 1760 |
| [21] | 130 | VM | RT | 5 | Uni-directional | 1.2 | 6.0 | <10-10 | 0.7 | 0.14 | - |
| [19] | 130 | VM | AT | 10 | Uni-directional | 1.2 | 3.0 | <10-12 | 2.0 | 0.20 | 1300 |
| [5] | 180 | Cap. | CT | 10 | Uni-directional | 1.8 | 1.0 | <10-11 | 2.8 | 0.28 | - |
| [5]* | 180 | VM | VM | 10 | Uni-directional | 1.8 | 1.0 | - | 11.0 | 1.1 | - |
| [20] | 180 | VM | VM | 20 | Uni-directional | 1.8 | 2.0 | - | 8.05 | 0.40 | - |
| [15] | 180 | VM | RT | 3 | Uni-directional | 1.8 | 8.0 | <10-14 | 3.1 | 1.03 | - |
| [26] | 180 | VM | VM | 5 | Full-Duplex | 1.8 | 0.92 | - | 9.48 | 1.89 | 2100 |
| This Work | 180 | CM | AT | 5 | Full-Duplex | 1.8 | 4.0 | <10-12 | 0.95 | 0.19 | 1275 |

TABLE I

COMPARISON OF THE PROPOSED ARCHITECTURE WITH THE RECENT LITERATURE

CM: Current Mode, VM: Voltage Mode, CT: Capacitive terminated, RT: Resistive terminated, AT: Active terminated "including SerDes," *simulated, *CMOS repeater based baseline design.

a 5 mm link. 50 Ω buffer circuits have been used to observe the signals at the middle of the link and received signal of TR1. Fig. 15 shows the die photograph of the fabricated test chip. The link implemented with M5 has a width of 2.0 μ m and a spacing of 1.5 μ m. The top metal M6 and the lower metal M4 have been filled with ground strips. QFN 48 pins package has been used to package the die. The area occupied by one transceiver is 51 μ m \times 25 μ m.

Two data streams of rate 2.0 Gb/s each have been generated by the PRBS generator and fed to the two transceivers. So, the total FD data rate is 4.0 Gb/s across the link. The signal at the middle of the link is measured through the 50 Ω buffer using Agilent oscilloscope DSA-X92504Q. Eye diagram of the observed signal is shown in Fig. 16. The eye diagram clearly shows the superposition of two equally strong NRZ signals and hence has three levels in the FD operation. It is to be noted that in the process of measurement, significant noise is added which degrades the quality of the low swing signal. However, this signal is much cleaner on the link. The received signal by the transceiver TR1 has been shown in Fig. 17(a). The corresponding bathtub curve having an UI of 28% at BER of 10^{-12} is shown in Fig. 17(b). The vertical eye opening has been measured by varying the ratio of I_a and I_b as shown in Fig. 18. The required value of $(I_a/I_b)^{1/2}$ at which the eye has maximum vertical opening shifts to a little higher value by 4.5% compared to its nominal value set in design. This shift is due to variation in α . The total overall energy efficiency at this data rate is 0.19 pJ/b/mm.

Table I gives the comparison of the performance of the proposed transceiver with that of designs in the literature, which are implemented across different technology nodes. It may be noted that the link architectures in the literature are mostly unidirectional and only few recent works are on

bidirectional link. As expected, the implementation technology node has a big impact on the achieved energy efficiency. It may be seen that the energy efficiency of our proposed design is superior to the designs implemented in 180-nm technology. Also, the area occupied by the proposed transceiver is smaller than that of the literature designs, even if they are implemented on lower technology node. The speed and the energy efficiency of the proposed transceiver scales with the technology. The simulated data rate for the same link length and for the same amount of total static current consumption in 65-nm technology with a supply of 1.0 V is 10 Gb/s. So, the simulated energy efficiency of the design in 65-nm is 0.1 pJ/b.

VI. CONCLUSION

In this paper, a current-mode transceiver for FD data communication across on-chip global interconnects has been presented. The proposed transceiver can transmit and receive data simultaneously over the same interconnect. The separation of the inbound signal and the outbound signal is done by the combination of a DIB circuit and a transconductor circuit. The active low impedance at the input/output node of the transceiver helps to enhance the bandwidth of transmission without any passive terminator. The proposed transceiver architecture has been implemented in $0.18-\mu m$, 1.8 V CMOS process for a global interconnect of 5 mm length. The transceiver has an efficiency of 0.19 pJ/b/mm for a data rate of 4.0 Gb/s FD data transmission. The FDT offers a factor of two better wire efficiency while a factor of ten better energy efficiency.

While the efficacy of the proposed FDT has been demonstrated for lossy on-chip link, the proposed transceiver can be directly used for die-to-die communication through silicon interposers. It also can be deployed for off-chip interconnects (PCB/cables).

ACKNOWLEDGMENT

The authors acknowledge the support received from the Advanced VLSI Laboratory of IIT Kharagpur to design and test the prototype chip. They also acknowledge the support, technical and otherwise, received from their colleagues and fellow friends for successful demonstration of the concept.

REFERENCES

- [1] S. Höppner et al., "An energy efficient multi-Gbit/s NoC transceiver architecture with combined AC/DC drivers and stoppable clocking in 65 nm and 28 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 50, no. 3, pp. 749–762, Mar. 2015.
- [2] M. H. Nazari and A. Emami-Neyestanak, "A 20Gb/s 136fJ/b 12.5Gb/s/µm on-chip link in 28nm CMOS," in Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC), Jun. 2013, pp. 257–260.
- [3] E. Mensink, D. Schinkel, E. A. M. Klumperink, E. van Tuijl, and B. Nauta, "Power efficient gigabit communication over capacitively driven RC-limited on-chip interconnects," *IEEE J. Solid-State Circuits*, vol. 45, no. 2, pp. 447–457, Feb. 2010.
- [4] D. Schinkel, E. Mensink, E. A. M. Klumperink, E. V. Tuijl, and B. Nauta, "Low-power, high-speed transceivers for network-on-chip communication," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 17, no. 1, pp. 12–21, Jan. 2009.
- [5] R. Ho et al., "High speed and low energy capacitively driven on-chip wires," *IEEE J. Solid-State Circuits*, vol. 43, no. 1, pp. 52–60, Jan. 2008.
- [6] B. Kim and V. Stojanovic, "An energy-efficient equalized transceiver for RC-dominant channels," *IEEE J. Solid-State Circuits*, vol. 45, no. 6, pp. 1186–1197, Jun. 2010.
- [7] S.-H. Lee, S.-K. Lee, B. Kim, H.-J. Park, and J.-Y. Sim, "Current-mode transceiver for silicon interposer channel," *IEEE J. Solid-State Circuits*, vol. 49, no. 9, pp. 2044–2053, Sep. 2014.
- [8] M. Dave, M. Jain, M. S. Baghini, and D. Sharma, "A variation tolerant current-mode signaling scheme for on-chip interconnects," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 21, no. 2, pp. 342–353, Feb. 2013.
- [9] R. Dobkin, M. Moyal, A. Kolodny, and R. Ginosar, "Asynchronous current mode serial communication," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 18, no. 7, pp. 1107–1117, Jul. 2010.
- [10] N. Tzartzanis and W. W. Walker, "Differential current-mode sensing for efficient on-chip global signaling," *IEEE J. Solid-State Circuits*, vol. 40, no. 11, pp. 2141–2147, Nov. 2005.
- [11] N. Wary and P. Mandal, "High-speed energy-efficient bi-directional transceiver for on-chip global interconnects," *IET Circuits, Devices Syst.*, vol. 9, no. 5, pp. 319–327, 2015.
- [12] J. Park, J. Kang, S. Park, and M. P. Flynn, "A 9-Gbit/s serial transceiver for on-chip global signaling over lossy transmission lines," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 8, pp. 1807–1817, Aug. 2009.
- [13] M. P. Flynn and J. J. Kang, "Global signaling over lossy transmission lines," in *Proc. IEEE/ACM Int. Conf. Comput.-Aided Design*, (ICCAD), Nov. 2005, pp. 985–992.
- [14] H. G. Rhew, M. P. Flynn, and J. Park, "A 22 Gb/s, 10 mm on-chip serial link over lossy transmission line with resistive termination," in *Proc. ESSCIRC (ESSCIRC)*, Sep. 2012, pp. 233–236.
- [15] A. P. Jose, G. Patounakis, and K. L. Shepard, "Pulsed current-mode signaling for nearly speed-of-light intrachip communication," *IEEE J. Solid-State Circuits*, vol. 41, no. 4, pp. 772–780, Apr. 2006.
- [16] J. Lee, W. Lee, and S. Cho, "A 2.5-Gb/s on-chip interconnect transceiver with crosstalk and ISI equalizer in 130 nm CMOS," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 1, pp. 124–136, Jan. 2012.
- [17] S.-H. Weng, Y. Zhang, J. F. Buckwalter, and C.-K. Cheng, "Energy efficiency optimization through codesign of the transmitter and receiver in high-speed on-chip interconnects," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 22, no. 4, pp. 938–942, Apr. 2014.
- [18] A. P. Jose and K. L. Shepard, "Distributed loss-compensation techniques for energy-efficient low-latency on-chip communication," *IEEE J. Solid-State Circuits*, vol. 42, no. 6, pp. 1415–1424, Jun. 2007.
- [19] D. Schinkel, E. Mensink, E. A. M. Klumperink, E. van Tuijl, and B. Nauta, "A 3-Gb/s/ch transceiver for 10-mm uninterrupted RC-limited global on-chip interconnects," *IEEE J. Solid-State Circuits*, vol. 41, no. 1, pp. 297–306, Jan. 2006.
- [20] R. T. Chang, N. Talwalkar, C. P. Yue, and S. S. Wong, "Near speed-of-light signaling over on-chip electrical interconnects," *IEEE J. Solid-State Circuits*, vol. 38, no. 5, pp. 834–838, May 2003.

- [21] G. S. Byun and M. M. Navidi, "A low-power 4-PAM transceiver using a dual-sampling technique for heterogeneous latency-sensitive networkon-chip," *IEEE Trans. Circuits Syst. II, Express Briefs*, vol. 62, no. 6, pp. 613–617, Jun. 2015.
- [22] Y.-C. Lan, H.-A. Lin, S.-H. Lo, Y. H. Hu, and S.-J. Chen, "A bidirectional NoC (BiNoC) architecture with dynamic self-reconfigurable channel," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 30, no. 3, pp. 427–440, Mar. 2011.
- [23] H. Ito, M. Kimura, K. Miyashita, T. Ishii, K. Okada, and K. Masu, "A bidirectional- and multi-drop-transmission-line interconnect for multipoint-to-multipoint on-chip communications," *IEEE J. Solid-State Circuits*, vol. 43, no. 4, pp. 1020–1029, Apr. 2008.
- [24] M. Dave, R. Satkuri, M. Jain, M. S. Baghini, and D. K. Sharma, "Low-power current-mode transceiver for on-chip bidirectional buses," in *Proc. 16th ACM/IEEE Int. Symp. Low Power Electron. Design*, Aug. 2010, pp. 61–66.
- [25] B. Dehlaghi and A. C. Carusone, "A 0.3 pJ/bit 20 Gb/s/wire parallel interface for die-to-die communication," *IEEE J. Solid-State Circuits*, vol. 51, no. 11, pp. 2690–2701, Nov. 2016.
- [26] H.-Y. Huang and R.-I. Pu, "Differential bidirectional transceiver for on-chip long wires," *Microelectron. J.*, vol. 42, no. 11, pp. 1208–1215, 2011.
- [27] N. Wary and P. Mandal, "Current-mode simultaneous bidirectional transceiver for on-chip global interconnects," in *Proc. 6th Asia Symp. Quality Electron. Design (ASQED)*, Aug. 2015, pp. 19–24.
- [28] Y. Tomita, H. Tamura, M. Kibune, J. Ogawa, K. Gotoh, and T. Kuroda, "A 20 Gb/s simultaneous bidirectional transceiver using a resistortransconductor hybrid in 0.11- μm CMOS," *IEEE J. Solid-State Circuits*, vol. 42, no. 3, pp. 627–636, Mar. 2007.
- [29] R. J. Drost and B. A. Wooley, "An 8-Gb/s/pin simultaneously bidirectional transceiver in 0.35- μm CMOS," *IEEE J. Solid-State Circuits*, vol. 39, no. 11, pp. 1894–1908, Nov. 2004.
- [30] B. Casper, A. Martin, J. E. Jaussi, J. Kennedy, and R. Mooney, "An 8-Gb/s simultaneous bidirectional link with on-die waveform capture," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2111–2120, Dec. 2003.
- [31] H. Tamura et al., "5 Gb/s bidirectional balanced-line link compliant with plesiochronous clocking," in *IEEE Int. Solid-State Circuits Conf.* (ISSCC) Dig. Tech. Papers, Feb. 2001, pp. 64–65.
- [32] P. V. S. Rao and P. Mandal, "Current-mode full-duplex (CMFD) signaling for high-speed chip-to-chip interconnect," *Microelectron. J.*, vol. 42, no. 7, pp. 957–965, 2011.
- [33] E. Laskin and S. P. Voinigescu, "A 60 mW per lane, 4 × 23-Gb/s 2⁷—1 PRBS generator," *IEEE J. Solid-State Circuits*, vol. 41, no. 10, pp. 2198–2208, Oct. 2006.



Nijwm Wary received the B.Tech. and M.Tech. degrees from the Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India, in 2012, where he is currently pursuing the Ph.D. degree in high speed transceiver design for global interconnects.

His current research interests include high speed interface circuits, SerDes, and data recovery circuits.



Pradip Mandal received the B.E. degree in electronics and telecommunication engineering from the Bengal Engineering College, Shibpur, India, in 1989, and the M.E. and Ph.D. degrees in electrical communication engineering from the Indian Institute of Science, Bangalore, India, in 1991 and 1999, respectively.

In 1997, he was with Motorola India Electronics, Bangalore, where he was involved in the development of design automation tools. In 1998, he joined Philips Semiconductors, Bangalore, where he was

involved in the area of I/O circuit design. In 2002, he joined Alliance Semiconductor, Bangalore, where he was involved in dc-dc converters and power supervisory circuits. Since 2004, he has been with the Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India, where he joined as an Assistant Professor, and is currently an Associate Professor. His current research interests include the design of interface circuits for high-speed data link, design of integrated dc-dc converters, design of analog front-end, and design automation for analog integrated circuits.