A 6.78-MHz Single-Stage Wireless Power Receiver Using a 3-Mode Reconfigurable Resonant Regulating Rectifier

Lin Cheng, Member, IEEE, Wing-Hung Ki, Member, IEEE, and Chi-Ying Tsui, Senior Member, IEEE

Abstract—A 6.78-MHz wireless power receiver using a 3-mode reconfigurable resonant regulating rectifier for resonant wireless power transfer is presented. The proposed receiver improves power conversion efficiency and reduces die area and off-chip components by achieving power conversion plus voltage regulation in one stage, using only four on-chip power transistors and one off-chip capacitor. Moreover, the proposed 3-mode operation reduces the output voltage ripples and accomplishes switching synchronization easily during mode switching. The proposed pulsewidth modulation controller using ramp-stacking technique and type-II compensation achieves tight voltage regulation in the full loading range with fast transient responses. An adaptive sizing method is also employed to further improve the light-load efficiency of the receiver. Fabricated in a standard 0.35- μ m CMOS process using 5-V devices, the receiver regulates the output voltage at 5 V and delivers a maximum power of 6 W. The measured peak efficiency reaches 92.2% when delivering an output power of 3.5 W. For a load step between 0.5 and 5 W, the overshoot and undershoot are less than 300 mV and the settling times are less than 16 μ s.

Index Terms—Active rectifier, alliance for wireless power (A4WP), power conversion efficiency, reconfigurable resonant regulating (R^3) rectifier, resonant wireless power transfer (R-WPT), switching synchronization, 3-mode operation, type-II compensation, wireless charging.

I. INTRODUCTION

PORTABLE electronic devices have perceived shorter battery cycle due to their ever-increasing functionalities. This creates a great demand for a more convenient and accessible way to charge batteries. To replace conventional wired charging, wireless charging is being developed into a standard feature for portable devices. Resonant wireless power transfer (R-WPT) using magnetic resonance emerges as a promising approach, as it provides spatial freedom and can charge multiple devices simultaneously [1]. Fig. 1 shows a typical power link of an R-WPT system that consists of a transmitter and a receiver. ISM band frequencies such as 6.78 or 13.56 MHz are commonly used as the resonance frequency of the *LC* tank. In the transmitter, the power

Manuscript received July 4, 2016; revised October 11, 2016; accepted January 15, 2017. Date of publication February 24, 2017; date of current version April 20, 2017. This paper was approved by Associate Editor Hossein Hashemi. This work was supported by the General Research Fund under Grant 16242216.

The authors are with the Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong (e-mail: lchengaa@connect.ust.hk; eeki@ust.hk; eetsui@ust.hk).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2017.2657603




Fig. 1. Power link of an R-WPT system.

amplifier drives the primary coil to generate magnetic fluxes that induce an AC voltage in the secondary coil. In the receiver, the coupled AC power is then rectified and regulated into a DC voltage to charge the battery. The power conversion efficiency of the receiver should be high to avoid heating up the device. It is also preferable to have a small die size and only a few off-chip components to reduce volume and cost. Many research efforts have been devoted to meet these challenges [2]–[9].

Conventional wireless power receivers adopt a two-stage topology. The first stage is a rectifier for AC-DC conversion, and the second stage is a low-dropout regulator (LDO) [2], [3] or a switching converter [4]-[7] for voltage regulation. Active rectifiers implemented by transistors and comparators with low forward voltage drops are commonly used to replace passive rectifiers to reduce the diode-drop loss, and various delay compensation schemes were proposed to compensate for the propagation delays for efficiency improvement [10]-[15]. For example, an adaptive ON/OFF delay-compensation technique that is insensitive to process, voltage and temperature (PVT) variations and mismatches was introduced in [15] recently. Rectifiers with reconfigurable output stages were also proposed to extend the range of power transmission [16]-[18]. However, in these cases, a voltage regulator such as an LDO is used as the second stage to produce a well-regulated output voltage, and this degrades the efficiency and increases the cost of the receiver. The efficiency of the LDO is limited by the ratio of the output voltage to the input voltage. For mobile charging applications of which the power level can be as high as several watts, the power loss of the LDO is significant and

will cause heating problems. Efficiency improvement can be achieved by using a switching converter that can maintain high efficiency over a wide input and output range. However, a bulky inductor is needed and silicon cost is also significantly increased.

Efforts of implementing wireless power receivers with one-stage power conversion have been made in [8] and [9]. The resonant regulating rectifier (3R) proposed in [8] implements a passive rectifier followed by a step-down charge pump to produce a regulated output voltage. However, it needs five off-chip diodes and three off-chip capacitors; and the mode selection between heavy load and light load has to be done manually. The 1X/2X reconfigurable resonant regulating (R^3) rectifier proposed in [9] achieves one-stage power conversion plus voltage regulation using five on-chip power transistors and one off-chip capacitor. However, this 1X/2X R³ rectifier regulates the output voltage based on the assumption that the induced AC voltage on the secondary coil in 2X mode is higher than that in 1X mode, which is only valid under a limited coupling and loading range [19]. Therefore, the target output power is in the mW range, and it is not suitable for highpower applications. The adaptive rectifier with a phase control mechanism [20] and the integrated 3R [21] are proposed to regulate the output voltage by modulating the conduction time of active diodes, and they also aim at low-power applications. On the other hand, voltage regulation can also be accomplished in the transmitter side [22], [23], but voltage accuracy and transient response of the receiver are compromised [8].

In this paper, we propose a new receiver topology that uses a 3-mode \mathbb{R}^3 rectifier [24]. The proposed receiver realizes one-stage power conversion plus voltage regulation and complies with the specifications released by the alliance for wireless power (A4WP) [1]. It consists of only four on-chip power transistors and one off-chip capacitor, and can be implemented in a standard CMOS process using only 5-V transistors when the output voltage is regulated at 5 V. The proposed 3-mode operation reduces the output voltage ripples and accomplishes switching synchronization easily during mode switching. Moreover, a pulsewidth modulation (PWM) controller is proposed to regulate the output voltage in the full loading range and to achieve fast transient responses, and an adaptive sizing method is employed to further improve the light-load efficiency of the receiver.

The rest of this paper is organized as follows. In Section II, the characteristics of the series-resonant secondary tank are studied, and the concept of the proposed 3-mode \mathbb{R}^3 rectifier is discussed. In Section III, the system architecture of the receiver and the implementation of the key circuit blocks are presented. Measurement results are provided in Section IV, and the research efforts are concluded in Section V.

II. 3-MODE RECONFIGURABLE RESONANT REGULATING RECTIFIER

A. Characteristics of Series-Resonant Secondary Tank

For transmitting several watts using wireless power transfer, such as in mobile battery charging, the *LC* tank of the secondary coil is better to be series-tuned [15], [25], [26]. Fig. 2




Fig. 2. Power link with a series-resonant secondary tank.

shows the circuit model of the power link with coupling coefficient k. The primary coil L_1 (with parasitic resistance R_{s1}) and the secondary coil L_2 (with parasitic resistance R_{s2}) are tuned by capacitors C_1 and C_2 , respectively. Full-bridge rectifier is assumed for the following analysis. The input resistance of the rectifier R_{L_ac} and the reflected equivalent resistance of the secondary R_{eq} are given by [25], [26]

$$R_{L_{\text{ac}}} = \frac{8}{\pi^2} R_L; \quad R_{\text{eq}} = \frac{\omega^2 M^2}{R_{L_{\text{ac}}} + R_{\text{s}2}}$$
 (1)

where ω (=2 πf_s) is the resonance frequency of the LC tank in rad/s and f_s is chosen to be 6.78 MHz in this paper. M (= $k(L_1L_2)^{1/2}$) is the mutual inductance between the coils. The efficiencies of the primary stage and the secondary stage are, respectively, given by

$$\eta_{\text{prim}} = \frac{R_{\text{eq}}}{R_{\text{eq}} + R_{s1}}; \quad \eta_{\text{sec}} = \frac{R_{L_{\text{ac}}}}{R_{L_{\text{ac}}} + R_{s2}}.$$
(2)

The input power injected into the inductive link P_{in} and the output power P_{out} are, respectively, given by

$$P_{\rm in} = \frac{V_{\rm prim}^2}{2(R_{\rm eq} + R_{\rm s1})} \tag{3}$$

$$P_{\rm out} = P_{in} \times \eta_{\rm prim} \times \eta_{\rm sec} \tag{4}$$

where $V_{\rm prim}$ is the magnitude of the AC source. Therefore, the rms current of the secondary tank $I_{\rm rms}$ and the output voltage of the rectifier $V_{\rm rect}$ are, respectively, computed as

$$I_{\rm rms} = \sqrt{\frac{P_{\rm out}}{R_{L_{\rm ac}}}} = \frac{\omega M}{\omega^2 M^2 + R_{s1}(R_{L_{\rm ac}} + R_{s2})} \frac{V_{\rm prim}}{\sqrt{2}}$$
 (5)

$$V_{\text{rect}} = \frac{2\sqrt{2}}{\pi} I_{\text{rms}} R_L. \tag{6}$$

Fig. 3 plots I_{rms} and V_{rect} versus R_L with different quality factors Q_1 of the primary coil (50, 100, and 200). It is noted that the series-resonant secondary tank behaves like




Fig. 3. I_{rms} and V_{rect} versus R_L with QI = 200/100/50.




Fig. 4. (a) Full-bridge rectifier (1X mode). (b) Half-bridge rectifier ($\frac{1}{2}$ X mode). (c) Freewheeling mode (0X mode).

a current source instead of a voltage source [26], [27]. We use this characteristic as the basis of our proposed reconfigurable rectifier design [24].

B. Concept of the 3-Mode R³ Rectifier

As shown in Fig. 4, for a series-resonant secondary tank, either a full-bridge or a half-bridge rectifier can be used to convert AC power into DC power. Moreover, the secondary tank can also be shorted to work in the freewheeling mode. If the secondary tank is considered to be an AC current source,




Fig. 5. Concept of the proposed receiver.




Fig. 6. Proposed 3-mode operation. (a) Heavy load. (b) Light load.

then obviously the output current of the full-bridge rectifier is twice of that of the half-bridge rectifier, and it is 0 in the freewheeling mode. We label the three modes as 1X mode, $\frac{1}{2}X$ mode, and 0X mode. Let the amplitude of the AC current be $I_{\rm ac}$, then the 1X mode, $\frac{1}{2}X$ mode, and 0X mode will have different output currents $I_{\rm max}$, $\frac{1}{2}I_{\rm max}$, and 0, respectively, where

$$I_{\text{max}} = \frac{2}{\pi} I_{\text{ac}}.$$
 (7)

Fig. 5 shows the concept of the proposed receiver. If a reconfigurable rectifier is designed to switch periodically among the three modes, it can deliver any intermediate load current I_o between 0 and I_{max} depending on the duty ratio of each mode. It means that it is possible to regulate the output voltage through a PWM mechanism that modulates the input current. Therefore, we propose a new receiver topology, the 3-mode R^3 rectifier, in this paper. It consists of a $1X/\frac{1}{2}X/0X$ reconfigurable rectifier and a controller. As shown in Fig. 6, the R^3 rectifier is switched periodically between 1X mode and $\frac{1}{2}X$ mode in heavy load (when $\frac{1}{2}I_{max} < I_o < I_{max}$); and between ½X mode and 0X mode in light load (when $0 < I_o < \frac{1}{2}I_{\text{max}}$), respectively. Fig. 7 shows the implementation of the 1X/½X/0X reconfigurable rectifier using active diodes. It consists of four on-chip power transistors $(M_{N1,2} \text{ and } M_{P1,2})$ and one off-chip capacitor (C_o) only. By controlling the gate-drive signals of the power transistors $M_{N1,2}$ and $M_{P1,2}$, the reconfigurable rectifier can be configured into 1X mode, ½X mode, and 0X mode, respectively.




Fig. 7. (a) 1X/½X/0X reconfigurable rectifier. (b) 1X mode. (c) ½X mode. (d) 0X mode.

The implementation of the controller will be discussed in the next section.

In principle, power regulation can be done by switching between 1X mode and 0X mode only. However, the proposed 3-mode operation results in more even distribution of power with reduced output voltage ripples by switching among 1X mode, ½X mode, and 0X mode. Fig. 8 shows the waveforms of the output voltage V_{DC} at different values of I_0 with the two methods. The effect of ripple reduction of the 3-mode operation can best be illustrated by the case with $I_o = \frac{1}{2}I_{\text{max}}$. If the R^3 rectifier only switches between 1X mode and 0X mode (labeled as 1X-0X operation), the output capacitor will be continuously charged for several resonant cycles and then discharged for the next several resonant cycles, resulting in large output ripple voltage ΔV_{DC} . With the 3-mode operation, the rectifier can work in a pure ½X mode instead of switching between 1X mode and 0X mode, and thus $\Delta V_{\rm DC}$ is minimized. For the 1X–0X operation, $\Delta V_{\rm DC}$ reaches the maximum value when $I_o = \frac{1}{2}I_{\text{max}}$, and it increases with I_o when $0 < I_o < \frac{1}{2}I_{max}$ and decreases with I_o when $\frac{1}{2}I_{\text{max}} < I_o < I_{\text{max}}$. For the 3-mode operation, $\Delta V_{\rm DC}$ increases with I_o when $0 < I_o < \frac{1}{4}I_{\rm max}$ and $\frac{1}{2}I_{\rm max} < I_o < \frac{3}{4}I_{\rm max}$, and decreases with I_o when $\frac{1}{4}I_{\rm max} < I_o < \frac{1}{2}I_{\rm max}$ and $\frac{3}{4}I_{\rm max} < I_o < I_{\rm max}$, which is similar to the relationship between the output voltage ripple and the duty cycle of a three-level buck converter [28]. To make a comparison between the two methods, closed-loop transistor-level simulations were performed with two different PWM modulation periods $T_{\rm pwm}$ (1.2 and 1.8 μ s) for different values of I_o . Normalized output voltage ripples of the two methods are plotted in Fig. 9, and ripple reduction using the 3-mode operation is obvious, especially when a larger $T_{\rm pwm}$ is used. In addition, the 3-mode operation also facilitates the receiver to achieve switching synchronization, as will be explained in Section III-B.

In a switching converter, increasing the switching frequency (f_{sw}) can reduce the size of the inductor and the output capacitor and thus can improve transient responses, but it also increases the switching loss and degrades the efficiency. f_{sw} should be properly selected to achieve a reasonable tradeoff between efficiency and transient responses [29]. While in the proposed receiver, the power transistors always switch




Fig. 8. Waveforms of $V_{\rm DC}$ at different values of I_0 with (a) 1X–0X operation and (b) 3-mode operation.




Fig. 9. Comparison of the normalized output voltage ripples between 1X–0X operation and 3-mode operation.

at the resonance frequency of the LC tank and their switching loss is not affected by the duration of $T_{\rm PWM}$. As a result, intuitively, $T_{\rm PWM}$ should be as short as possible to reduce $\Delta V_{\rm DC}$ and to improve transient responses. However, as one PWM modulation period has to be a multiple of the resonant cycles, the duty cycle of the PWM modulation can only be selected from discrete values. For example, if $T_{\rm pwm}$ is 1.2 μ s that has eight resonant cycles, then the duty cycle can only be 0, 1/8, 2/8, ..., 7/8, 1. The feedback loop will adjust the duty cycle period by period to achieve an averaged duty cycle needed at the price of increased $\Delta V_{\rm DC}$. Therefore, $\Delta V_{\rm DC}$ consists of two parts: the ripple due to the PWM modulation and the fluctuation due to the limited resolution of




Fig. 10. Simulated waveforms of V_{DC} with different values of T_{PWM} . (a) $T_{PWM} = 0.3 \ \mu s$. (b) $T_{PWM} = 2.4 \ \mu s$. (c) $T_{PWM} = 1.2 \ \mu s$.

the duty cycle, which are both related to the duration of $T_{\rm PWM}$. As shown in Fig. 10, if $T_{\rm PWM}$ is too short (e.g., 0.3 μ s), the resolution of the duty cycle is too low and the receiver has to oscillate at a much longer period to regulate $V_{\rm DC}$ with a larger $\Delta V_{\rm DC}$. If $T_{\rm PWM}$ is too long (e.g., 2.4 μ s), although the resolution of the duty cycle is increased, $\Delta V_{\rm DC}$ is also increased. As a result, $T_{\rm PWM}=1.2~\mu{\rm s}$ is a good tradeoff for minimizing $\Delta V_{\rm DC}$ and is thus selected as the modulation period of this paper.

Note that the three modes of the R^3 rectifier have different input resistances, as indicated in Fig. 4. With reference to Fig. 2, although R_L becomes larger in light load, the proposed R³ rectifier will switch between ½X mode and 0X mode, and $R_{L_{ac}}$ actually becomes smaller when compared to that in heavy load. Therefore, the power received at the secondary side is automatically reduced. At the same time, according to (1), R_{eq} is increased. Therefore, the loss on $R_{\rm s1}$ is reduced and the efficiency is improved. Moreover, the nodes $V_{ac1,2}$ are clamped to V_{DC} when $M_{P1,2}$ are ON and are around 0 V when $M_{N1,2}$ are ON. Therefore, the voltages of $V_{\text{ac}1,2}$ are well controlled in the proposed topology, and the voltage stress problem is thus relieved. For the other two-stage topologies, $V_{ac1,2}$ are not clamped between 0 V and V_{DC} and hence over-voltage protection circuits are needed [3], [5], [7], and high-voltage transistors that occupy large silicon area have to be used [7]. In addition, the secondary tank should be detuned in light load to reduce the received power to protect the receiver [3], [5], [7], and thus the system efficiency is degraded.

III. IMPLEMENTATION OF 3-MODE R^3 RECTIFIER

Fig. 11 shows the block diagram of the proposed wireless power receiver using the 3-mode R^3 rectifier. It consists of a $1X/\frac{1}{2}X/0X$ reconfigurable rectifier as the power stage and a controller. The controller determines the loading conditions and switches among the operation modes of the reconfigurable rectifier for regulation. The receiver is implemented with an on-chip bandgap voltage reference.

A. PWM Controller

The schematic and the working principle of the proposed PWM controller are shown in Figs. 12 and 13, respectively. The PWM modulation frequency is chosen to be




Fig. 11. Block diagram of the wireless power receiver with the 3-mode \mathbb{R}^3 rectifier.




Fig. 12. Schematic of the PWM controller.

around 800 kHz ($T_{\rm pwm} \approx 1.2~\mu {\rm s}$), which is about 1/8 of the resonance frequency. The PWM controller senses the output voltage $V_{\rm DC}$ and compares it with the reference voltage $V_{\rm REF}$. Type-II compensation is adopted to stabilize the system and to achieve fast transient responses, as will be explained later. To implement the 3-mode operation with automatic transition between heavy load and light load, the output of the compensator $V_{\rm EA}$ is compared with two stacked ramp signals: Ramp 1 and Ramp 2. They have the same amplitude and frequency, but Ramp 2 ramps between V_L and $V_{\rm MID}$ and Ramp 1 ramps between $V_{\rm MID}$ and V_H . Accuracy in magnitude is guaranteed by using the delay-compensated ramp generator proposed in [29]. Note that the two ramp signals do not have to be synchronized. The working principle of the PWM controller is summarized as follows.

1) Heavy Load ($\frac{1}{2}I_{max} < I_o < I_{max}$): The feedback loop will drive V_{EA} into the range of Ramp 1, so Q_L keeps at "1" and the PWM signal is determined by Q_H . The R^3 rectifier switches between 1X mode and $\frac{1}{2}X$ mode. The duty cycle of $\frac{1}{2}X$ mode D_H is determined by comparing V_{EA} with Ramp 1, and a lower V_{EA} results in a larger D_H .




Fig. 13. Working principle of the PWM controller.




Fig. 14. Simplified small-signal model.

- 2) Light Load ($0 < I_o < \frac{1}{2}I_{max}$): The feedback loop will drive $V_{\rm EA}$ into the range of Ramp 2, so Q_H keeps at "1" and PWM signal is determined by Q_L . The R^3 rectifier switches between 0X mode and $\frac{1}{2}X$ mode. The duty cycle of $\frac{1}{2}X$ mode D_L is determined by comparing $V_{\rm EA}$ with Ramp 2, and a higher $V_{\rm EA}$ results in a larger D_L .
- 3) Intermediate Load ($I_o = \frac{1}{2}I_{max}$) and $V_{EA} = V_{MID}$: Depending on the mode the rectifier is working in (heavy load or light load), either D_H or D_L is equal to 1. Hence, smooth transition between heavy load and light load can be achieved. It is interesting to note that the duty cycle of a conventional switching converter working in continuous conduction mode is almost independent of the loading current; however, it is approximately proportional to the loading current in the proposed R^3 rectifier.

To determine the compensation network for the feedback loop, a simple but effective small-signal model is proposed, as shown in Fig. 14. By considering the series-resonant secondary




Fig. 15. (a) Bode plots of the loop transfer function of the system. (b) Simulated load transient responses.

as an AC current source, the power stage of the R^3 rectifier can be simplified as a first-order system with a pole p_d located at $-1/C_0R_L$. The loop-gain function is then given by

$$T_{\text{loop}}(s) = H_{\nu}A(s)F_{m}G_{\nu d}(s) \tag{8}$$

where H_{ν} is the feedback ratio to set the desired output voltage and A(s) is the transfer function of the compensator. Similar to a switching converter, F_m is the gain of the modulator [30], and is given by

$$F_m = \frac{1}{V_H - V_L}. (9)$$

 $G_{vd}(s)$ is the transfer function of the duty-cycle to the output voltage, and is given by

$$G_{vd}(s) = I_{\text{max}} R_L \frac{1}{1 + \frac{s}{p_d}}.$$
 (10)

This simple model serves well as a design guideline for loop compensation. Fig. 15(a) shows the Bode plots of (8) at different load currents (1 and 0.1 A) when the loop is well compensated, and the phase margins are good. The simulated transistor-level load transient responses shown in Fig. 15(b) verify that the receiver has good stability with small overshoot




Fig. 16. Gate-drive control and switching synchronization circuits.

and undershoot. The loop bandwidth indicated in Fig. 15(a) is around 100 kHz, which is about 1/8 of the modulation frequency. This is similar to a switching converter that usually has a loop bandwidth of 1/10-1/5 of the switching frequency. Note that even if $I_{\rm max}$ is changed by ± 20 dB due to the variation of the coupling coefficient, the receiver can still maintain a good stability with a phase margin of 50°. Moreover, there will be a communication channel between the transmitter and the receiver in a complete system, and $I_{\rm max}$ can be adjusted by the transmitter based on the coupling condition for more robust operation [1].

B. Gate-Drive and Switching Synchronization Circuits

Mode switching should be synchronized with the zero-crossing instants of Iac to avoid switching noise and efficiency degradation, and it is done by off-chip tuning the delay cell in [8]. In the proposed 3-mode R^3 rectifier, switching synchronization can be easily accomplished. As shown in Fig. 7, it is noted that ½X mode shares the same half-cycle operation with both 1X mode (when V_{ac1} is "1") and 0X mode (when the output of the comparator V_{CN1} is "1"). If mode switching is only allowed to occur during the same half-cycle shared by both modes, switching synchronization is achieved automatically. This is done by adding only two D flip-flops into the gate-drive control circuit shown in Fig. 16. When driving heavy load, the R^3 rectifier switches between 1X mode and $\frac{1}{2}$ X mode, M_{N1} (M_{P1}) always works as an active diode, and its gate signal V_{GN1} (V_{GP1}) should always come from the output of the comparator V_{CN1} (V_{CP1}) and no change is needed during mode switching. When driving light load, V_{GN1} (V_{GP1}) should change between V_{CN1} (V_{CP1}) for V_{2X} mode and V_{DC} (V_{DC}) for 0X mode, and it can only be changed when V_{CN1} is "1." Similarly, for M_{N2} (M_{P2}), the gate signal $V_{\rm GN2}$ ($V_{\rm GP2}$) can only change between the output of the comparator V_{CN2} (V_{CP2}) for 1X mode and V_{DC} (V_{DC}) for ½X mode when Vac1 is "1" in heavy load, and is always connected to $V_{\rm DC}$ ($V_{\rm DC}$) in light load. A hysteresis comparator compares $V_{\rm EA}$ and $V_{\rm MID}$ and determines the condition of the load. The gate signals of the power transistors in different modes are listed in Fig. 7.

C. Efficiency Analysis and Adaptive Sizing Method

Similar to a switching converter, the power loss of the power stage is a combination of conduction loss and switching loss of




Fig. 17. Adaptive sizing method.




Fig. 18. Power distribution of the receiver with and without the adaptive sizing method when the output power is 0.5 W.

the power transistors. With reference to Fig. 7, the two pMOS power transistors M_{P1} and M_{P2} either work as active diodes or are always OFF. When working as diodes, M_{P1} and M_{P2} suffer from conduction loss and switching loss. When they are in the OFF state, there is no loss. Therefore, their sizes can be optimized by trading off between conduction loss and switching loss to minimize the total power loss. For the two nMOS power transistors M_{N1} and M_{N2} , they either work as active diodes or are always ON. When working as diodes, M_{N1} and M_{N2} suffer from conduction loss and switching loss. However, when they are in the ON state, there is conduction




Fig. 19. Startup mode and the simulated startup waveforms.





Fig. 20. Chip micrograph of the proposed R^3 rectifier.

loss only. It means that the conduction loss of M_{N1} and M_{N2} are more significant in ½X mode and 0X mode. Therefore, the sizes of M_{N1} and M_{N2} should be increased to reduce the conduction loss.

Based on the above analysis, an adaptive sizing method is proposed to further improve the light-load efficiency of the receiver. In the proposed PWM controller, the voltage level of $V_{\rm EA}$ indicates the mode status of the R^3 rectifier. For example, when $V_{\rm MID} < V_{\rm EA} < V_{\rm H_MID}$, the R^3 rectifier works longer in ½X mode than in 1X mode, so the size of M_{N2} should be increased to reduce the conduction loss. Fig. 17 shows the implementation of the proposed adaptive sizing method. V_{EA_DC} is actually used instead of $V_{\rm EA}$, as it has the same DC value as $V_{\rm EA}$ but with much smaller ripples in the steady state and more stable transitions during transients. The sizes of M_{N1} and M_{N2} are first optimized assuming that they are working as diodes, and the sizes will be changed based on the mode status of the R^3 rectifier.

Fig. 18 shows the pie charts of the simulated power distribution of the receiver with and without the adaptive sizing method when the output power is 0.5 W. As the R^3 rectifier switches between ½X mode and 0X mode, M_{P2} has no loss and M_{N2} has only conduction loss. By employing the adaptive sizing method, the total loss is much reduced by reducing the conduction loss of M_{N1} and M_{N2} , and thus the efficiency is improved. It is interesting to note that, to improve the light-load efficiency, the sizes of power transistors are usually decreased to reduce the switching loss in a switching converter [31], while they are increased to reduce the conduction loss in the proposed 3-mode R^3 rectifier.






Fig. 21. Testing setup.




Fig. 22. Measured startup waveforms.

D. Startup Mode

In a wireless power receiver, the output voltage is also the power supply of the control circuit. Initially, the output voltage of the R^3 rectifier $V_{\rm DC}$ may start from 0 V, while the control circuit cannot function properly until $V_{\rm DC}$ reaches a certain level. It is possible that the R^3 rectifier gets stuck in 0X mode and the feedback loop fails. Therefore, a startup mode is needed and the design is shown in Fig. 19. During startup, Start_OK is "0," and the R^3 rectifier is forced to work as a full-bridge rectifier. The gates of M_{N1} and M_{N2} are connected to ground, and the transistors become passive diodes. When the bandgap reference ready signal BG_OK is "1" and $V_{\rm DC}$ is higher than 4.5 V, the startup mode ends and Start_OK becomes "1." The R^3 rectifier then enters into the normal operation mode. Fig. 19 also shows the simulated startup waveforms.

IV. MEASUREMENT RESULTS

The proposed 3-mode R^3 rectifier was fabricated in a standard 0.35- μ m CMOS process using 5-V devices. Fig. 20 shows the chip micrograph that measures 3670 μ m \times 1300 μ m including the pads. A capacitor of 4.7 μ F is used to filter the AC current, which is the only off-chip component needed for the receiver. Fig. 21 shows




Fig. 23. Measured steady-state waveforms when (a) $P_{\text{out}} = 5$ W, (b) $P_{\text{out}} = 3$ W, and (c) $P_{\text{out}} = 1$ W.

the testing setup. The transmitter and the primary coil are from a commercial demonstration kit which complies with the A4WP standard. A high-precision resistor is inserted into the input path to measure the input AC current. Initially, the power supply of the class-D amplifier is adjusted to the voltage level that the receiver delivers a maximum output power of 6 W with a maximum current of 1.2 A, and then it is fixed in the subsequent testing.

Fig. 22 shows the measured startup waveforms. The receiver achieves a smooth transition from the startup mode to the normal operation mode with a negligible overshoot at the output. Fig. 23 shows the measured AC input and DC output

	A-SSCC [4]	JSSC [8]	JSSC [3]	ISSCC [5]	TPE [7]	This work
Year	2012	2013	2015	2015	2016	2016
Technology	BCD 0.35 μm	BCD 0.35 μm	CMOS 0.35 μm	BCD 0.13 μm	BCD 0.18 μm	CMOS 0.35 µm
Receiver Structure	Rectifier +Buck	3R Rectifier	Rectifier +LDO	Rectifier +Buck	Rectifier +Buck	3-Mode R ³ Rectifier
Resonant Frequency	6.78 MHz	6.78 MHz	2 MHz	6.78 MHz	6.78 MHz	6.78 MHz
Output Voltage	5 V	5 V	3 V	5 V	5 V	5 V
Maximum Output Power	3 W	6 W	1.45 W	6 W	6 W	6 W
Peak Receiver Efficiency	68%	86%	75% (Rectifier only)	84.6%	80.86%	92.2%
Chip Area	18.3 mm ²	5.52 mm ²	4.8 mm ²	14.44 mm ²	12.25 mm^2	4.77 mm ²
Off-chip Components	1 inductor, 2 capacitors	5 diodes, 3 capacitors	3 capacitors	1 inductor, 2 capacitors	1 inductor, 2 capacitors	1 capacitor
Transient Responses	NA	>500μs (0.35W↔3.5W)	NA	NA	NA	16μs (0.5W↔5W)

TABLE I

COMPARISON TO STATE-OF-THE-ART WIRELESS POWER RECEIVERS



Fig. 24. Measured load transient responses waveforms.

waveforms when P_{out} is 5 W ($I_o = 1$ A), 3 W ($I_o = 0.6$ A), and 1 W ($I_o = 0.2$ A), respectively. Measurement results verify that the input current is approximately an AC current source and mode-switching is synchronized as designed. With reference to Fig. 7, the operation modes of the R^3 rectifier can be identified from the waveforms of $V_{\text{ac1,2}}$. It switches between 1X mode and ½X mode when $P_{\text{out}} = 5$ W; and between ½X mode and 0X mode when $P_{\text{out}} = 1$ W, as designed. The rectifier almost always stays in ½X mode when $P_{\text{out}} = 3$ W.

Fig. 24 shows the measured load transient responses. The proposed R^3 rectifier achieves a smooth and automatic transition between heavy load and light load with a tight regulation. When P_{out} changed between 0.5 and 5 W, the measured overshoot and undershoot were around 250 and 300 mV only,




Fig. 25. Measured and simulated efficiency of the receiver.

with a fast recovery time of 16 and 12 μ s, respectively. The measured waveforms match with the simulation results shown in Fig. 15, which also verify the effectiveness of the proposed small-signal model.

Fig. 25 shows the measured power conversion efficiency of the receiver. The receiver efficiency is defined as the ratio of the output DC power to the input AC power, and the loss of the secondary coil is not included. Due to the irregular input waveforms and the switching noise, it is challenging to measure the efficiency accurately and hence the simulated efficiency is also included for reference. It is noted that by using the one-stage topology, the peak efficiency reaches 92.2% when $P_{\text{out}} = 3.5$ W. Moreover, the efficiency is higher than 81% when $P_{\text{out}} > 0.5$ W by employing the adaptive sizing method. The

discrepancy between the measured and simulated efficiency is mainly due to the loss on the metal routing and bondwires.

Table I summarizes and compares the performance of the proposed 3-mode \mathbb{R}^3 rectifier with state-of-the-art integrated wireless power receivers. With the new topology introduced in this paper, the proposed receiver achieves the highest efficiency, the highest level of integration, the fastest transient responses, and the smallest chip area among all the designs summarized in the table.

V. CONCLUSION

This paper presents a wireless power receiver using a 3mode R^3 rectifier for R-WPT. The proposed receiver improves power conversion efficiency and reduces die area and offchip components by achieving power conversion and voltage regulation in one stage, using only four on-chip power transistors and one off-chip capacitor. With the proposed 3mode operation, the output voltage ripples are reduced and switching synchronization can be easily accomplished. A PWM controller using two stacked ramp signals achieves voltage regulation in the full loading range with fast transient responses. An adaptive sizing method is also employed to further improve the light-load efficiency of the receiver. The proposed receiver is fabricated in a 0.35-μm standard CMOS process, and experimental results verify the effectiveness of the proposed topology. It achieves the highest efficiency, highest level of integration, fastest transient responses, and smallest chip area when compared with state-of-the-art designs, making it one of the most promising approaches in designing wireless power receivers.

ACKNOWLEDGMENT

The authors would like to thank Y. T. Wong, T. S. Yim, S. F. Luk, W. T. Cheng, F. Zhang, and H. P. Kwok for their technical support and L. Zeng for his suggestions in the layout design.

REFERENCES

- R. Tseng, B. von Novak, S. Shevde, and K. A. Grajski, "Introduction to the alliance for wireless power loosely-coupled wireless power transfer system specification version 1.0," in *Proc. IEEE Wireless Power Transf.*, May 2013, pp. 79–83.
- [2] C. Y. Wu, X. H. Qian, M. S. Cheng, Y. A. Liang, and W. M. Chen, "A 13.56 MHz 40 mW CMOS high-efficiency inductive link power supply utilizing on-chip delay-compensated voltage doubler rectifier and multiple LDOs for implantable medical devices," *IEEE J. Solid-State Circuits*, vol. 49, no. 11, pp. 2397–2407, Nov. 2014.
- [3] M. Kiani, B. Lee, P. Yeon, and M. Ghovanloo, "A Q-modulation technique for efficient inductive power transmission," *IEEE J. Solid-State Circuits*, vol. 50, no. 12, pp. 2839–2848, Dec. 2015.
- [4] Y.-J. Moon, Y.-S. Roh, C. Yoo, and D.-Z. Kim, "A 3.0-W wireless power receiver circuit with 75-% overall efficiency," in *Proc. IEEE Asian Solid-State Circuits Conf.*, Nov. 2012, pp. 97–100.
- [5] K.-G. Moh et al., "A fully integrated 6W wireless power receiver operating at 6.78MHz with magnetic resonance coupling," in IEEE ISSCC Dig. Tech. Papers, Feb. 2015, pp. 230–231.
- [6] P. S. Riehl et al., "Wireless power systems for mobile devices supporting inductive and resonant operating modes," *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 3, pp. 780–790, Mar. 2015.
- [7] H. G. Park et al., "A design of a wireless power receiving unit with a high-efficiency 6.78-MHz active rectifier using shared DLLs for magnetic-resonant A4 WP applications," *IEEE Trans. Power Electron.*, vol. 31, no. 6, pp. 4484–4498, Jun. 2016.
- [8] J.-H. Choi, S.-K. Yeo, S. Park, J.-S. Lee, and G.-H. Cho, "Resonant regulating rectifiers (3R) operating for 6.78 MHz resonant wireless power transfer (RWPT)," *IEEE J. Solid-State Circuits*, vol. 48, no. 12, pp. 2989–3001, Dec. 2013.

- [9] X. Li, C.-Y. Tsui, and W.-H. Ki, "A 13.56 MHz wireless power transfer system with reconfigurable resonant regulating rectifier and wireless power control for implantable medical devices," *IEEE J. Solid-State Circuits*, vol. 50, no. 4, pp. 978–989, Apr. 2015.
- [10] Y. H. Lam, W. H. Ki, and C. Y. Tsui, "Integrated low-loss CMOS active rectifier for wirelessly powered devices," *IEEE Trans. Circuits Syst. II*, *Express Briefs*, vol. 53, no. 12, pp. 1378–1382, Dec. 2006.
- [11] S. Guo and H. Lee, "An efficiency-enhanced CMOS rectifier with unbalanced-biased comparators for transcutaneous-powered high-current implants," *IEEE J. Solid-State Circuits*, vol. 44, no. 6, pp. 1796–1804, Jun. 2009.
- [12] H. K. Cha, W. T. Park, and M. Je, "A CMOS rectifier with a cross-coupled latched comparator for wireless power transfer in biomedical applications," *IEEE Trans. Circuits Syst. II, Express Briefs*, vol. 59, no. 7, pp. 409–413, Jul. 2012.
- [13] Y. Lu and W. H. Ki, "A 13.56 MHz CMOS active rectifier with switchedoffset and compensated biasing for biomedical wireless power transfer systems," *IEEE Trans. Biomed. Circuits Syst.*, vol. 8, no. 3, pp. 334–344, Jun. 2014.
- [14] H. Shinohara and K. Miyaji, "A ZVS CMOS active diode rectifier with voltage-time-conversion delay-locked loop for wireless power transmission," in *Proc. IEEE Asian Solid-State Circuits Conf.*, Nov. 2015, pp. 3–15.
- [15] L. Cheng, W. H. Ki, Y. Lu, and T. S. Yim, "Adaptive on/off delay-compensated active rectifiers for wireless power transfer systems," *IEEE J. Solid-State Circuits*, vol. 51, no. 3, pp. 712–723, Mar. 2016.
- [16] H.-M. Lee and M. Ghovanloo, "An adaptive reconfigurable active voltage doubler/rectifier for extended-range inductive power transmission," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2012, pp. 286–288.
- [17] Y. Lu, X. Li, W.-H. Ki, C.-Y. Tsui, and C. P. Yue, "A 13.56MHz fully integrated 1X/2X active rectifier with compensated bias current for inductively powered devices," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2013, pp. 66–67.
- [18] H. Lee, "An auto-reconfigurable 2×/4× AC-DC regulator for wirelessly powered biomedical implants with 28% link efficiency enhancement," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 24, no. 4, pp. 1598–1602, Apr. 2016.
- [19] X. Li, X. Meng, C. Y. Tsui, and W. H. Ki, "Reconfigurable resonant regulating rectifier with primary equalization for extended couplingand loading-range in bio-implant wireless power transfer," *IEEE Trans. Biomed. Circuits Syst.*, vol. 9, no. 6, pp. 875–884, Dec. 2015.
- [20] H.-M. Lee, H. Park, and M. Ghovanloo, "A power-efficient wireless system with adaptive supply control for deep brain stimulation," *IEEE J. Solid-State Circuits*, vol. 48, no. 9, pp. 2203–2216, Sep. 2013.
- [21] C. Kim, S. Ha, J. Park, A. Akinin, P. P. Mercier, and G. Cauwenberghs, "A 144MHz integrated resonant regulating rectifier with hybrid pulse modulation," in *Proc. IEEE Symp. VLSI Circuits*, Jun. 2015, pp. C284–C285.
- [22] R. Shinoda, K. Tomita, Y. Hasegawa, and H. Ishikuro, "Voltage-boosting wireless power delivery system with fast load tracker by ΔΣ-modulated sub-harmonic resonant switching," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2012, pp. 288–290.
- [23] K. Tomita, R. Shinoda, T. Kuroda, and H. Ishikuro, "1-W 3.3–16.3-V boosting wireless power transfer circuits with vector summing power controller," *IEEE J. Solid-State Circuits*, vol. 47, no. 11, pp. 2576–2585, Nov. 2012.
- [24] L. Cheng, W.-H. Ki, T. T. Wong, T. S. Yim, and C. Y. Tsui, "A 6.78MHz 6W wireless power receiver with a 3-level 1 × /1/2 × /0× reconfigurable resonant regulating rectifier," in *IEEE ISSCC Dig. Tech. Papers*, Jan. 2016, pp. 376–377.
- [25] X. Liu, W. M. Ng, C. K. Lee, and S. Y. R. Hui, "Optimal operation of contactless transformers with resonance in secondary circuits," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Feb. 2008, pp. 645–650.
- [26] K. van Schuylenbergh and R. Puers, Eds., Inductive Powering—Basic Theory and Application to Biomedical Systems. New York, NY, USA: Springer, 2009.
- [27] W. Zhang, S.-C. Wong, C. K. Tse, and Q. Chen, "Analysis and comparison of secondary series- and parallel-compensated inductive power transfer systems operating for optimal efficiency and load-independent voltage-transfer ratio," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2979–2990, Jun. 2014.
- [28] X. Liu, P. K. T. Mok, J. Jiang, and W. H. Ki, "Analysis and design considerations of integrated 3-level buck converters," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 63, no. 5, pp. 671–682, May 2016.

- [29] L. Cheng, Y. Liu, and W.-H. Ki, "A 10/30 MHz fast reference-tracking buck converter with DDA-based type-III compensator," *IEEE J. Solid-State Circuits*, vol. 49, no. 12, pp. 2788–2799, Dec. 2014.
- [30] R. W. Erickson and D. Maksimović, Fundamentals of Power Electronics. Boston, MA, USA: Springer, 2004.
- [31] C. Huang and P. K. T. Mok, "An 84.7% efficiency 100-MHz package bondwire-based fully integrated buck converter with precise DCM operation and enhanced light-load efficiency," *IEEE J. Solid-State Circuits*, vol. 48, no. 11, pp. 2595–2607, Nov. 2013.




Wing-Hung Ki (S'86–M'91) received the B.Sc. degree in electrical engineering from the University of California, San Diego, CA, USA, in 1984, the M.Sc. degree in electrical engineering from the California Institute of Technology, Pasadena, CA, USA, in 1985, and the Ph.D. degree in electrical engineering from the University of California, Los Angeles, CA, USA, in 1995.

In 1992, he joined Micro Linear Corporation, San Jose, CA, USA, as a Senior Design Engineer with the Department of Power and Battery Management,

and was involved in the design of power converter controllers. In 1995, he joined The Hong Kong University of Science and Technology, Hong Kong, where he is currently a Professor with the Department of Electronic and Computer Engineering. His current research interests include power management circuits and systems, switched-inductor and switched-capacitor power converters, low dropout regulators, wireless power transfer for biomedical implants, and analog IC design methodologies.

Dr. Ki has served as an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II from 2012 to 2013, and the IEEE TRANSACTIONS ON POWER ELECTRONICS since 2017, and the International Technical Program Committee of the International Solid-State Circuits Conference from 2010 to 2014.



Lin Cheng (S'12–M'17) received the B.Eng. degree from the Hefei University of Technology, Hefei, China, in 2008, the M.Sc. degree from Fudan University, Shanghai, China, in 2011, and the Ph.D. degree from The Hong Kong University of Science and Technology (HKUST), Kowloon, Hong Kong, in 2016.

He is currently a Post-Doctoral Research Associate with the Department of Electronic and Computer Engineering, HKUST. He was an Intern Analog Design Engineer with OmniVision, Shanghai, from

2010 to 2011, and with Broadcom Ltd., San Jose, CA, USA, from 2015 to 2016. His current research interests include power management circuits and systems, wireless power transfer circuits and systems, switched-inductor power converters, and low dropout regulators.

Dr. Cheng was a recipient of the IEEE Solid-State Circuits Society Predoctoral Achievement Award 2014–2015 and the HKUST School of Engineering Ph.D. Fellowship Award 2014–2015.



Chi-Ying Tsui (SM'11) received the B.S. degree in electrical engineering from The University of Hong Kong, Hong Kong, and the Ph.D. degree in computer engineering from the University of Southern California, Los Angeles, CA, USA, in 1994.

He joined the Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong, in 1994, where he is currently a Full Professor. He has authored more than 200 refereed publications and holds ten U.S.

patents on power management, VLSI, and multimedia systems. His current research interests include designing very large scale integration (VLSI) architectures for low power applications, and developing energy harvesting and power management circuits and techniques for ultralow power embedded systems.

Dr. Tsui received the Best Paper Awards from the IEEE TRANSACTIONS ON VLSISYSTEMS, the IEEE International Symposium on Circuits and Systems, the IEEE/Association for Computing Machinery International Symposium on Low Power Electronics and Design, and the IEEE DELTA and CODES. He also received the Design Awards in the IEEE ASP-DAC University Design Contest in 2004 and 2006.