

# A 43-mW MASH 2-2 CT $\Sigma\Delta$ Modulator Attaining 74.4/75.8/76.8 dB of SNDR/SNR/DR and 50 MHz of BW in 40-nm CMOS

Alexander Edward, *Member, IEEE*, Qiyuan Liu, *Student Member, IEEE*,  
Carlos Briseno-Vidrios, *Member, IEEE*, Martin Kinyua, *Member, IEEE*,  
Eric G. Soenen, *Member, IEEE*, Aydın Ilker Karşıl原因, *Member, IEEE*,  
and Jose Silva-Martinez, *Fellow, IEEE*

**Abstract**—This paper proposes a multistage noise-shaping continuous-time sigma-delta modulator (CT $\Sigma\Delta$ M) with on-chip RC time constant calibration circuits, multiple feedforward interstage paths, and a fully integrated noise-cancellation filter (NCF). The core modulator architecture is a cascade of two single-loop second-order CT $\Sigma\Delta$ M stages, each of which consists of an integrator-based active-RC loop filter, current-steering feedback digital-to-analog converters, and a 4-b flash quantizer. On-chip RC time constant calibration circuits and high-gain multistage operational amplifiers are realized to mitigate quantization noise leakage due to process variation. Multiple feedforward interstage paths are introduced to: 1) synthesize a fourth-order noise transfer function with dc zeros; 2) simplify the design of NCF; and 3) reduce signal swings at the second-stage integrator outputs. Fully integrated in 40-nm CMOS, the prototype chip achieves 74.4 dB of signal-to-noise-and-distortion ratio (SNDR), 75.8 dB of signal-to-noise ratio, and 76.8 dB of dynamic range in 50.3 MHz of bandwidth (BW) at 1 GHz of sampling frequency with 43 mW of power consumption (P) from 1.1/1.15/2.5-V power supplies. It does not require external software calibration and possesses minimal out-of-band signal transfer function peaking. The figure-of-merit (FOM), defined as  $FOM = SNDR + 10 \times \log_{10}(BW/P)$ , is 165.1 dB.

**Index Terms**—Active filters, analog–digital conversion, calibration, CMOS integrated circuits, delta-sigma modulation, noise cancellation, operational amplifiers, sigma-delta modulation.

## I. INTRODUCTION

ANALOG-TO-DIGITAL converters (ADCs) in a long-term-evolution advanced (LTE-A) direct conversion receiver need at least 50 MHz of bandwidth (BW) for the

receiver to obtain 100 MHz of RF BW with minimum analog baseband complexity [1]. In this wireless application, a continuous-time sigma-delta modulator (CT $\Sigma\Delta$ M) is the ADC architecture of choice to meet the stringent specifications of high resolution, wide BW, and low power consumption. In addition, it possesses an inherent alias rejection and tolerance for out-of-band blockers, which are unique features beneficial for this application.

As an alternative to the wide BW single-loop CT $\Sigma\Delta$ M architecture [2]–[14], the multistage noise-shaping (MASH) CT $\Sigma\Delta$ M architecture [1], [15]–[22] has recently gained popularity due to its wide BW capability [21], low power potential [22], and capacity for integration in an LTE-A base-station transceiver [1]. Nevertheless, the single-loop CT $\Sigma\Delta$ M architecture is usually preferred over the MASH CT $\Sigma\Delta$ M architecture due to the problems of quantization noise leakage and nonideal interstage interfacing.

The problem of quantization noise leakage is more severe in MASH CT $\Sigma\Delta$ M compared to that in its discrete time counterpart, requiring calibration [15]–[17], [21]. Digital correction of the modulator output [15], [21], can be too power hungry to implement at high sampling frequency ( $f_s$ ). Since analog RC time constant calibration is already a requirement for modulator stability over process corners, it can be implemented with sufficient accuracy to also satisfy the quantization noise leakage specification [16], [17]. However, the digital calibration algorithm in [15], [16], and [21] is complex, whereas that in [17] consumes a large amount of power consumption.

Accurate analog RC time constant calibration can be avoided for the MASH 0-X [19] and the sturdy MASH (SMASH) [20], [23] architectures. However, these architectures suffer from systematic first-stage quantization noise leakage [19], [23]. In addition, the SMASH architecture is more prone to overload compared with the MASH architecture, as it is essentially a single-loop architecture in disguise employing a MASH 0-X quantizer.

In addition to the problem of quantization noise leakage, interstage connection in MASH CT $\Sigma\Delta$ M is not as straightforward as that in its discrete time counterpart. Shown in Fig. 1, delay in the interstage digital-to-analog converter (DAC) causes out-of-band peaking for both the input signal and the first-stage quantization noise, which are processed in the second stage. This situation is exacerbated if the second stage

Manuscript received May 15, 2016; revised September 12, 2016 and July 26, 2016; accepted September 28, 2016. Date of publication November 7, 2016; date of current version January 30, 2017. This paper was approved by Associate Editor Woogeun Rhee. This work was supported by the National Science Foundation under Grant NSF-1404890.

A. Edward was with the Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX 77840 USA. He is now with Intel Corporation, Hillsboro, OR 97124 USA (e-mail: aedward26@tamu.edu).

Q. Liu, A. I. Karşıl原因, J. Silva-Martinez are with the Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX 77840 USA (e-mail: tjuliuguiyuan@gmail.com; karsilay@ece.tamu.edu; jsilva@ece.tamu.edu).

C. Briseno-Vidrios was with the Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX 77840 USA. He is now with Silicon Laboratories, Inc., Austin, TX 78701 USA (e-mail: cj.briseno.v@gmail.com).

M. Kinyua and E. Soenen are with TSMC Technology, Inc., Austin, TX 78759 USA (e-mail: MKinyua@tsmc.com; ESoenen@tsmc.com).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JSSC.2016.2616361






Fig. 2. Block diagram of proposed MASH 2-2 CTΣΔM architecture.




Fig. 3. Simplified model of proposed MASH 2-2 CTΣΔM.

DACs use nonreturn-to-zero pulse shaping to reduce jitter sensitivity. DAC bias currents track the value of replica loop filter resistors.

Two 4-b flash quantizers provide an amplification factor of 2.5 V/V to reduce the signal swing and BW of the second and fourth integrators by the same amount. This is achieved by reducing the full scale of the quantizers with respect to that of the modulator [31].

### B. Proposed MASH CTΣΔM Architecture

In addition to the main interstage path through  $R_3$ , five additional feedforward interstage paths are added through  $R_{13}$ ,  $R_{24}$ ,  $C_{24}$ ,  $DAC_5$ , and  $DAC_7$ . Four, five, or six feedforward interstage paths are necessary for a MASH 2-2 CTΣΔM with zero, one, or two clock cycle ELDs, respectively. Without all these additional paths, the second stage needs to process the input signal without any attenuation and the NCF needed to cancel the first-stage quantization noise is complex [17]. Although the in-band input signal processed by the second stage can be canceled using  $DAC_5$  [15], [16], this leads to out-of-band peaking of the input signal and the first-stage quantization noise at the second-stage output. This out-of-band peaking can be solved by minimizing the  $DAC_5$  delay or

implementing an analog delay element in the main interstage path [19]–[21].

By removing the constraint on the second-stage STF compared with that in [24], this allows a search for the optimized feedforward interstage path's combination and reduces its number by one. The design options considered were: 1) four loop filter feedforward interstage paths, one of which is the unused resistive connection from the first-integrator output to the fourth-integrator input and 2) two interstage DACs from the first-stage output to the third- and fourth-integrator inputs with one, one and a half, or two clock cycle delays. All the topologies were then compared based on the second-stage STF and the value of the coefficients to minimize the second stage loading.

Using the impulse invariant transform analysis as exemplified in Table II and the simplified MASH 2-2 CTΣΔM model in Fig. 3, the feedforward interstage coefficients are chosen to satisfy

$$NTF(z) = (1 - z^{-1})^4 \quad (1)$$

$$NTF_{12}(z) = -z^{-1} \quad (2)$$

where  $NTF(z)$  and  $NTF_{12}(z)$  are the transfer functions from the first-stage quantization noise to the NCF and the second-stage outputs, respectively. As implied by (2), the NCF in this design is simple compared with those used in the state-of-the-art CMOS MASH CTΣΔMs [15]–[17], [21].

### C. Noise Transfer Function

The theoretical quantization noise floors of the second- and fourth-order NTFs with dc zeros, 4-b quantizer, and OSR of 10 are  $-63.0$  and  $-85.7$  dBFS, respectively. The simulated maximum stable amplitude (MSA) is  $-0.6$  dBFS.

### D. Signal Transfer Function

Fig. 5 shows the theoretical and simulated STFs of the MASH 2-2 CTΣΔM at the digital and integrator outputs. The STF possesses a notch at 247 MHz generated from the



Fig. 4. Schematic of proposed MASH 2-2 CT  $\Sigma\Delta$  M.

TABLE II  
IMPULSE-INVARIANT TRANSFORM ANALYSIS OF THE FEEDFORWARD INTERSTAGE PATHS

DAC	$z$	$H(s)$	$H(z)$
DAC <sub>1</sub>	$z^{-2}$	$\frac{1}{s^4 T_s^4} + \frac{5}{12} \frac{1}{s^2 T_s^2}$	$\frac{1}{4} \frac{z^{-3} + z^{-4} + z^{-5} + z^{-6}}{(1-z^{-1})^4}$
DAC <sub>2</sub>	$z^{-2}$	$\frac{1}{2} \frac{1}{s^3 T_s^3} + \frac{1}{12} \frac{1}{s^2 T_s^2} + \frac{5}{24} \frac{1}{s T_s}$	$\frac{1}{12} \frac{4z^{-3} - z^{-4} + 3z^{-5}}{(1-z^{-1})^3}$
DAC <sub>3</sub>	$z^{-1}$	$-\frac{1}{s^3 T_s^3} - \frac{1}{6} \frac{1}{s^2 T_s^2} - \frac{10}{24} \frac{1}{s T_s}$	$-\frac{1}{6} \frac{4z^{-2} - z^{-3} + 3z^{-4}}{(1-z^{-1})^3}$
DAC <sub>4</sub>	$z^{-1/2}$	$\frac{4}{s^3 T_s^3} + \frac{2}{3} \frac{1}{s^2 T_s^2} + \frac{5}{3} \frac{1}{s T_s}$	$\frac{1}{6} \frac{6z^{-1} + 9z^{-2} + 4z^{-3} + 5z^{-4}}{(1-z^{-1})^3}$
DAC <sub>5</sub>	$z^{-1}$	$-\frac{1}{12} \frac{1}{s^2 T_s^2}$	$-\frac{1}{24} \frac{z^{-2} + z^{-3}}{(1-z^{-1})^2}$
DAC <sub>7</sub>	$z^{-1}$	$\frac{5}{24} \frac{1}{s T_s}$	$\frac{5}{24} \frac{z^{-2}}{1-z^{-1}}$
$H_{12}(z)$ (Total)			$\frac{z^{-1}}{(1-z^{-1})^4}$
$\text{NTF}_{12}(z) = -H_{12}(z)\text{NTF}_1(z)\text{NTF}_2(z)$			$-z^{-1}$

Fig. 5. Theoretical (black line) and simulated STFs of the MASH 2-2 CT  $\Sigma\Delta$  M at the (a) digital and (b) integrator outputs.

second-order feedforward interstage path through  $C_{24}$  and cancellation of the third-order feedforward interstage paths through  $R_{13}$  and  $R_{24}$ . The in-band input signal swings at first through the fourth integrator outputs are 0,  $-7.96$ ,  $-5.74$ , and  $-14.0$  dB, respectively. This design is free from internal out-of-band peaking. The in-band second-stage STF is  $-6.02$  dB.

Note that it is not possible to synthesize a MASH CT  $\Sigma\Delta$  M where the later stage does not process any input signal

in-band and out-of-band. This implies that the STF of the MASH CT  $\Sigma\Delta$  M is that of the first stage. Thus, the later stage is unable to cancel the alias generated by the first stage. This violates the assumption of quantization noise cancellation condition, as alias is virtually indistinguishable from quantization noise.

To control the signal swing at the second stage output, feedforward input paths [11], [28] are recommended instead of additional feedforward interstage paths [24]. This directly controls the overall STF that can be more intuitively derived [32]. The second-stage STF is given as

$$\text{STF}_2(j\omega) = \frac{\text{STF}(j\omega) - \text{STF}_1(j\omega)\text{NCF}_1(j\omega)}{\text{NCF}_2(j\omega)} \quad (3)$$

which implies that the second-stage STF is indirectly controlled by the overall STF if the first-stage STF and the NCF transfer functions are fixed.

As an example, a feedforward resistive path from the modulator input to the third-integrator input can be used




Fig. 6. Theoretical (black line) and simulated quantization noise floor of the MASH 2-2 CTΣΔM versus  $RC$  time constant variation.

to cancel the second-order feedforward path through  $C_{24}$ . In this case, the in-band input signal swings at the third-integrator output and the second-stage output are  $-20.0$  and  $-21.6$  dB, respectively. Thus, it allows room for interstage gain to further reduce quantization noise contribution of the second stage. Without any integrator rescaling, this gain is limited to  $2$  V/V as the out-of-band input signal swing at the third-integrator output is similar to that in the current design. As the current design allocates some quantization noise leakage budget as a conservative measure, this modification is deemed not necessary. It can be attractive for future designs with more accurate  $RC$  time constant calibration.

#### E. Process Variation

The impact of process variation was determined by analyzing the global and local sensitivities of each component or parameter to the quantization noise floor of the modulator. Fig. 6 shows the theoretical and simulated quantization noise floor of the MASH 2-2 CTΣΔM versus  $RC$  time constant variation with the ideal OA model. In this example, up to  $\pm 3\%$   $RC$  time constant variation can be tolerated for less than  $-83.5$  dBFS of quantization noise budget. Calibration is necessary since the worst case variation on the values of  $R$  and  $C$  is  $\pm 20\%$  based on technology specifications.

Analyses were done for both global and local variations of  $R$ ,  $C$ , DAC coefficient, DAC delay, quantizer sampling instance, and quantizer gain. Besides  $RC$  time constant variation, DAC coefficient variation is also a contributor to quantization noise leakage and minimized by proper biasing. The quantization noise floor of the design is not sensitive to DAC delay, quantizer sampling instance, quantizer gain, and feedforward interstage path coefficient variations.

#### F. Circuit Thermal Noise

The full scale of the modulator corresponds to a differential sinusoid input signal with an amplitude of  $687.5$  mV (peak-to-peak of  $1.375$  V) or  $0$  dBFS. The noise contributions from  $R_1$ , OA<sub>1</sub>, and DAC<sub>1</sub> are calculated to be  $-84.7$ ,  $-86.3$ , and  $-86.2$  dBFS, respectively, which bring the noise floor up to  $-80.9$  dBFS for the first integrator. The suppressions for




Fig. 7. (a) OA architecture and its design parameters for OA<sub>1</sub>. (b) Schematic of  $G_{m1}$ . (c) Schematic of  $G_{m4}$  and  $G_{m14}$  used in OA<sub>1</sub>.

the input-referred thermal noise of the first through fourth integrators were calculated to be  $0.2$ ,  $4.2$ ,  $19.3$ , and  $30.8$  dB, respectively. Both the integrators in each stage are chosen to be scaled equally, whereas the integrators in the second stage are scaled to be eight times smaller compared with those in the first stage. The total noise floor of the modulator is  $-79.1$  dBFS.

#### G. Clock Jitter

The prototype chip relies on the performance of an external clock source to achieve the required clock jitter budget. Using the analysis in [33], the theoretical noise floors due to white clock jitter mixing with quantization noise and a worst case sinusoid input signal with  $-1$  dBFS of amplitude at band edge are found to be  $-83.0$  and  $-81.0$  dBFS, respectively, for  $1$ -ps rms of white jitter in DAC<sub>1</sub>. If the clock jitter is dominated by its near-carrier component with a very narrow BW compared with that of the modulator, the worst case theoretical noise floor becomes  $-71.0$  dBFS for  $1$ -ps rms of low-frequency sinusoid jitter approximation in DAC<sub>1</sub>.

### III. CIRCUIT IMPLEMENTATION

#### A. Operational Amplifier

Fig. 7(a) shows the OA architecture and its design parameters for OA<sub>1</sub>. It has four gain stages compensated using the no-capacitor feedforward (NCF) scheme [34], making high gain OA practical in deep submicrometer CMOS. The transconductors  $G_{m2}$  and  $G_{m12}$ , as well as  $G_{m3}$  and  $G_{m13}$ , are designed to be identical in order to balance the gain. Additional nMOS capacitors are added at the output terminals of the first and second stages to lower their BW. Their nonlinearity is not a concern due to the small signal swings




Fig. 8. Postlayout simulated OA<sub>1</sub>'s (a) gain and (b) phase.

they experience. The third stage directly drives the parasitic input capacitances of the output stage. The estimated load capacitance of the output stage annotated in Fig. 7(a) includes the parasitic capacitances of the digitally tunable capacitor, OA input capacitance, and DAC output capacitance, which effectively load the OA.

Fig. 7(b) shows the schematic of  $G_{m1}$ . It is a telescopic cascode amplifier with noncascode load transistors, a self-biased common-mode feedback (CMFB), and a current source common-mode level shifter. Fig. 7(c) shows the schematic of  $G_{m4}$  and  $G_{m14}$  as the output stage. It is a current-reuse amplifier with an ac coupling for  $G_{m14}$  and a two-stage NCCF CMFB. Pseudo differential topology is chosen to accommodate the limited transistor headroom of 206 mV. As the signal swings at the second through fourth integrator outputs are reduced, and the pseudo differential output stage in OA<sub>1</sub> is replaced by its fully differential version for the rest of the OAs.

Fig. 8 shows the postlayout simulated OA<sub>1</sub> Bode plot. The loop gain is obtained by Cadence stb analysis when OA<sub>1</sub> is used in closed loop as the first integrator, whereas OA gain is obtained when OA<sub>1</sub> is used in open loop including the integrator feedback network as its load. The feedback factor, indirectly measured from the ratio of the loop and OA unity gain frequencies (UGFs), is 0.823 due to the capacitive division between the integrating capacitor and the parasitic capacitances at the OA virtual ground including that of DAC<sub>1</sub>. OA<sub>1</sub> achieves 84.3 dB of dc gain, 61.5 dB of gain at a




Fig. 9. Simulated quantization noise floor of the MASH 2-2 CT  $\Sigma\Delta$ M versus (a) OA gain with infinite GBW and (b) OA GBW with infinite gain for a single-pole OA model.




Fig. 10. Schematic of digitally tunable capacitor.

frequency of 50 MHz, 1.19 GHz of loop UGF, 61.3° of loop phase margin, and 3.4 nV/rHz of input-referred voltage noise density. All the OAs achieve greater than 60 dB of gain at a frequency of 50 MHz, which is equivalent to greater than 50 GHz of gain-BW (GBW) product for OA with single-pole roll-off. The loop UGFs of OA<sub>2</sub>, OA<sub>3</sub>, and OA<sub>4</sub> are 1.20 GHz, 1.81 GHz, and 964 MHz, respectively. The simulated nominal power consumption of OA<sub>1</sub>, OA<sub>2</sub>, OA<sub>3</sub>, and OA<sub>4</sub> are 10.8, 6.5, 3.6, and 3.5 mW, respectively. Due to the limited design time, OA<sub>3</sub> was overdesigned and its power consumption and loop UGF can potentially be reduced further.

The advantage of the proposed OA is apparent when evaluating the required OA specifications as shown in Fig. 9. Single-pole OAs with dc gain and GBW larger than 40 dB and 5 GHz, respectively, are needed to minimize the quantization noise leakage. This rules out the possibility of low gain OA [13]. Transient simulation of the modulator using the proposed OAs shows that the ideal quantization noise floor remains intact. On the other hand, using conventional OA with single-pole roll-off with the same UGF of 1.19 GHz as the proposed OA suffers from degradation in quantization noise floor by 13.2 dB. No GBW tuning or loop filter compensation is needed as the proposed OA performance meets the specifications for all the process corners.

### B. Digitally Tunable Capacitor

Fig. 10 shows the digitally tunable capacitor schematic used in the loop filter and the RC time constant calibration circuit. It was designed to have 63.3% and 163.3% of the nominal capacitance value when the thick oxide switches  $M_{rc}$  are completely turned OFF and ON, respectively, to cover individual R and C variations of  $\pm 20\%$ . The high threshold voltage of the thick oxide switches  $M_{rc}$  ensures that they are never turned ON when the floating nodes are at low voltages. The capacitors in the first and second stages are controlled by 98 and 120-level thermometer codes, respectively. The






Fig. 11. Comparator schematic used in the 4-b flash quantizer.

quantization noise leakage budget of  $\pm 3\%$  RC time constant variation tolerates up to two LSBs of error in the digital code.

### C. Bias and RC Time Constant Calibration Circuits

The bias circuit in each stage provides bias currents inversely proportional to the value of the replica loop filter resistor to the DACs, OAs, and RC time constant calibration circuit. Error in DAC coefficient of less than 1% is achieved to minimize quantization noise leakage. During startup, the RC time constant calibration circuit in each stage measures the rise time of a ramp waveform generated by a replica integrator and DAC. The digitally tunable capacitor is tuned until the desired rise time of the ramp is achieved. The RC time constant variation over temperature is  $+0.15\%$  and  $+0.64\%$  at  $125^\circ\text{C}$  and  $-40^\circ\text{C}$ , respectively, compared with the nominal RC time constant at  $27^\circ\text{C}$ . Thanks to the low temperature coefficients of the nonsilicide p-type polysilicon resistor and the finger metal capacitor, startup calibration is sufficient.

### D. Quantizer

Fig. 11 shows the comparator schematic used in the 4-b flash quantizer. During startup, the sense amplifier input terminals are connected to the resistive ladder via a switched-capacitor common-mode level shifter. The finite-state machine calibrates the sense amplifier offset to the differential reference voltage of the resistive ladder. During normal operation, the resistive ladder can be turned OFF. Fig. 12 shows the sense amplifier schematic used in the comparator. The classic topology in [35] is modified by adding a digitally controlled dynamic differential pair formed by transistors  $M_{6-10}$ . It generates dynamic offset current, which also contributes to the latch transconductance to offset the effect of additional parasitic capacitance that minimizes the degradation of the regeneration time constant.

Fig. 13(a) shows the postlayout simulated sense amplifier offset versus digital code for all the corners. The effect of nonlinearity on this curve is minimized by sweeping both the positive and negative digital codes during the calibration. The maximum sense amplifier offset is greater than the desired maximum differential reference voltage for all the corners to give some margin for random transistor mismatch. After calibration, the simulated integral and differential nonlinearities of the quantizer are less than a quarter of LSB. By modeling the comparator offset to be random with a standard deviation of a quarter of LSB, 1000-run Monte Carlo simulations as shown in Fig. 13(b) predict that the quantization noise floor




Fig. 12. Schematic of sense amplifier used in the comparator.




Fig. 13. (a) Postlayout simulated sense amplifier's offset versus digital code for all the corners. (b) 1000-run Monte Carlo simulations of quantization noise floor versus random comparator offset standard deviation of a quarter of LSB.

increases to  $-81.3$  dBFS for the case where the quantization noise power is higher than its mean value by its  $3\text{-}\sigma$  value.

The quantizer also includes a thermometer-to-binary encoder based on Wallace-tree adder and DWA. The simulated nominal digital power consumption of the quantizer is 2.5 mW.

### E. DAC

Fig. 14(a) and (b) shows the pMOS and nMOS DAC cell schematics, respectively. Both consist of the current source transistor  $M_1$ , cascode transistor  $M_2$ , and current switch transistors  $M_{3-4}$ . The bias current carried in each DAC cell is given by  $G_m V_{fs}/16$ , where  $G_m$  is the DAC transconductance annotated in Fig. 4. External  $10\text{-}\mu\text{F}$  ceramic capacitors are used to decouple the DAC bias voltages  $V_{b1}$  to reduce DAC noise floor from biasing by 7.5 dB during large signal condition.

The pMOS DAC cell uses a 2.5 V power supply and thick oxide current source transistor  $M_1$ , whose drain is biased at 1.1 V to provide low noise and good matching. It is used in DAC<sub>1</sub>, DAC<sub>4</sub>, DAC<sub>6</sub>, and DAC<sub>9</sub>. The rest of the DACs use the nMOS DAC cell. The common-mode DAC currents help to raise the OA input common-mode voltages and provide bias currents to the OA output stages and the circuit driving the modulator input terminals.

The standard deviation of DAC<sub>1</sub> cell current mismatch is slightly less than 0.05%. From 1000-run Monte Carlo simulations, this corresponds to averaged second- and third-order harmonic distortions of 84.8 and 88.6 dB, respectively.

TABLE III  
COMPARISON WITH STATE-OF-THE-ART CT  $\Sigma\Delta$  MS

	This Work	[14]	[21]	[13]	[12]	[11]	[20]	[9]	[8]	[19]	[4]	[3]	[2]
$f_s$ (GHz)	<b>1.000</b>	6.000	6.000	2.880	1.200	2.400	1.800	1.280	2.184	3.200	4.000	3.600	4.000
BW (MHz)	<b>50.3</b>	60.0	350.0	160.0	50.0	40.0	50.0	50.0	80.0	53.3	150.0	36.0	125.0
DR (dB)	<b>76.8</b>	76.0	72.8	72.1	72.0	67.8	85.0	75.0	73.0	88.0	73.0	83.0	70.0
Peak SNR (dB)	<b>75.8</b>	68.8	66.8	68.1	71.7	N/A	76.8	71.0	70.0	83.1	71.0	76.4	65.5
Peak SNDR (dB)	<b>74.4</b>	67.6	64.8	65.3	71.5	66.9	74.9	64.0	67.5	71.4	N/A	70.9	65.0
Power Consumption (P) (mW)	<b>43.0</b>	13.3	756.0	40.0	54.0	5.25	80.4	38.0	23.0	235.0	750.0	15.0	260.0
Power Supplies (V)	<b>1.1</b> <b>1.15</b> <b>2.5</b>	1.4 1.0 1.8	-1.0 1.0 1.8	0.8 1.4 1.5	N/A N/A N/A	N/A N/A N/A	1.3 1.5 1.5	1.2 1.5 1.5	1.0 1.2 1.5	-1.0 0.9 1.8	-2.5 1.0 2.5	1.2 N/A N/A	1.1 1.8 1.1
FOM <sup>a</sup> (dB)	<b>165.1</b>	164.1	151.5	161.3	161.2	161.8	162.8	155.2	162.9	154.9	N/A	164.7	151.8
FOM <sub>S</sub> <sup>b</sup> (dB)	<b>167.5</b>	172.5	159.5	168.1	161.7	162.7	172.9	166.2	168.4	171.5	156.0	176.8	156.8
FOM <sub>W</sub> <sup>c</sup> (fJ/step)	<b>99.8</b>	56.5	761.1	82.8	176.0	36.3	177.1	293.6	74.2	730.8	N/A	72.7	716.3
Area (mm <sup>2</sup> )	<b>0.265</b>	0.070	1.400	0.155	0.500	0.019	0.337	0.490	0.100	0.900	5.500	0.120	0.880
Technology (nm)	<b>40</b>	65	28	16	65	40	28	65	20	28	65	90	45

$$^a \text{FOM} = \text{SNDR} + 10 \times \log_{10} \left( \frac{\text{BW}}{\text{P}} \right)$$

$$^b \text{FOM}_S = \text{DR} + 10 \times \log_{10} \left( \frac{\text{BW}}{\text{P}} \right)$$

$$^c \text{FOM}_W = \frac{\text{P}}{2 \times \text{BW} \times 2} \frac{\text{SNDR} - 10 \times \log_{10}(1.5)}{20 \times \log_{10}(2)}$$




Fig. 14. (a) Schematic of pMOS DAC cell. (b) Schematic of nMOS DAC cell. (c) Schematic of DAC latch cell.

DWA is expected to improve harmonic distortion by 10.0 dB at band edge.

Fig. 14(c) shows the DAC latch cell schematic, which has low crossing switching. It is used to drive the pMOS DAC cell, whereas inverters are added to its outputs to drive the nMOS DAC cell for high crossing switching. These switching schemes, combined with ensuring fast transition times, minimize the effects of DAC glitch and intersymbol interference (ISI).

The simulated nominal analog power consumptions of the DACs in the first and second stages are 7.5 and 1.1 mW, respectively. The simulated nominal digital power consumptions of the DACs in the first and second stages are 3.2 and 1.7 mW, respectively.




Fig. 15. Chip microphotograph.

#### F. Floorplan

The modulator is implemented in the TSMC 40-nm low-power CMOS process. Fig. 15 shows the chip microphotograph. The area occupied by the modulator is 0.265 mm<sup>2</sup>. Passives of each stage are placed close to each other. Separate power supplies between the analog and digital blocks are used. Guard rings are used extensively to protect sensitive analog circuits. Unused areas are for power supply decoupling capacitors.

#### IV. MEASUREMENT RESULTS

Fig. 16 shows the measured fast Fourier transform (FFT) spectrums for a single-tone sinusoid input signal at a frequency of 10 MHz. The peak signal-to-noise-and-distortion ratio (SNDR), peak signal-to-noise ratio (SNR), and spurious-free dynamic range (SFDR) are 74.4, 75.8, and 84.0 dB, respectively, at an input amplitude of  $-0.8$  dBFS. Noise and






Fig. 16. Measured (a) full-band and (b) in-band FFT spectrums (average of 125 4096-point FFT) at peak SNDR condition for single-tone sinusoid input signal with 10 MHz of frequency.




Fig. 17. Measured second- and third-order harmonic distortion versus single-tone sinusoid input signal frequency with an amplitude of  $-0.8$  dBFS.

distortion cancellation of 20.0 dB was observed. The harmonic components visible in the first stage output, which are canceled by the second stage, indicates that the first stage is very close to overload as the MSA is  $-0.7$  dBFS. The BW of the modulator is 50.3 MHz to include the fifth-order harmonic component.

Fig. 17 shows the measured second- and third-order harmonic distortion versus single-tone sinusoid input signal frequency with an amplitude of  $-0.8$  dBFS. The harmonic distortion is limited by intrinsic DAC matching and ISI as DWA was found to reduce the SFDR due to interaction between parasitic DAC capacitances and parasitic DAC routing resistances to the OA input terminals. All the measurements shown correspond to the case when DWA is turned OFF.

Fig. 18 shows the measured FFT spectrum for two-tone sinusoid input signals at frequencies of 38 and 42 MHz with  $-7.5$  dBFS of amplitude, each of which corresponds to peak SNDR condition. The two-tone MSA is  $-6.5$  dBFS. These input signals located near the edge of the modulator BW represent the worst case two-tone linearity test due to reduced gain at high frequencies. The second- and third-order intermodulations are 85.9 and 80.6 dB, respectively. Residual noise from the signal generators, which was filtered by an external bandpass filter with 4 MHz of BW, was observed from the 38 to the 42-MHz band.




Fig. 18. Measured FFT spectrum (average of 125 4096-point FFT) at peak SNDR condition for two-tone sinusoid input signals with 38 and 42 MHz of frequencies.

Fig. 19 shows the measured SNDR and SNR versus single-tone sinusoid input signal amplitude at a frequency of 10 MHz. The dynamic range (DR), defined as the ratio between the maximum and minimum input signal amplitudes where  $\text{SNDR} > 0$  dB, is 76.8 dB. The modulator always recovered from overload and startup conditions without the need for reset mechanisms.

Fig. 20 shows the measured noise floor versus digital code controlling the first-stage digitally tunable capacitors. The digital codes obtained by startup RC time constant calibration were found to be close to optimum for both the first and second stages. Compared with the nominal digital codes, the digital codes after calibration differ by +2 and  $-1$  LSBs for the first and second stages, respectively. Meanwhile, the measured value of input resistors  $R_1$  in this test chip is  $475 \Omega$ , which is about 5% less than its nominal value.

Fig. 21 shows the measured STF. The STF in-band is flat with less than 0.1 dB of variation. The STF peaking is 4.1 dB at a frequency of 320 MHz. The alias suppression is 52.4 dB at a frequency of 950 MHz. The STF peaking, degraded alias suppression, and shallow STF notch are attributed to poor matching at high frequency due to finite OA gain and BW, finite switch ON-resistance, and component mismatch. These




Fig. 19. Measured SNDR versus single-tone sinusoid input signal amplitude with 10 MHz of frequency.




Fig. 20. Measured noise floor versus digital code controlling the first stage's digitally tunable capacitors.

degradations were also observed by transient simulations of the modulator at the critical frequencies. Nevertheless, the increased DR required by the STF peaking is safely accommodated by the NCF and the only peaking worth considering is the 2.1 dB of the first-stage STF peaking at a frequency of 170 MHz. The reduction of input signal swing at the second-stage output is degraded to 3.4 dB compared with the theoretical value of 6.0 dB due to quantizer gain error attributed to the switched-capacitor common-mode level shifter during quantizer calibration.

Fig. 22 shows the measured power consumption breakdown. The power consumption is 43 mW composed of 30.6 and 12.4 mW of analog and digital power consumption, respectively.

## V. CONCLUSION

This paper demonstrates a fully integrated MASH 2-2 CT $\Sigma\Delta$ M possessing minimal STF out-of-band peaking without any external digital postprocessing or calibration. These features are enabled by the proposed combination of feedforward interstage paths, high-gain multistage OA, and startup RC calibration. The prototype chip fabricated in 40-nm CMOS achieves 74.4 dB of SNDR, 75.8 dB of SNR, and 76.8 dB of DR in 50.3 MHz of BW with a power consumption (P) of 43.0 mW. The figure-of-merit (FOM), defined as  $FOM = SNDR + 10 \times \log_{10}(BW/P)$ , is 165.1 dB which




Fig. 21. Measured STF.




Fig. 22. Measured power consumption breakdown.

is competitive compared with the state-of-the-art CT $\Sigma\Delta$ Ms shown in Table III.


## ACKNOWLEDGMENT

The authors would like to thank Dr. N. Rashidi and Dr. C.-Y. Lu for the technical discussion and the paper review. They would also like to thank the anonymous reviewers for their time and effort to improve the quality of this paper and TSMC for chip fabrication.

## REFERENCES

- [1] N. Klemmer *et al.*, "A 45 nm CMOS RF-to-bits LTE/WCDMA FDD/TDD 2 $\times$ 2 MIMO base-station transceiver SoC with 200 MHz RF bandwidth," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, Jan. 2016, pp. 164–165.
- [2] M. Bolatkale, L. J. Breems, R. Rutten, and K. A. A. Makinwa, "A 4 GHz continuous-time  $\Delta\Sigma$  ADC with 70 dB DR and  $-74$  dBFS THD in 125 MHz BW," *IEEE J. Solid-State Circuits*, vol. 46, no. 12, pp. 2857–2867, Dec. 2011.
- [3] P. Shettigar and S. Pavan, "Design techniques for wideband single-bit continuous-time  $\Delta\Sigma$  modulators with FIR feedback DACs," *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 2865–2879, Dec. 2012.
- [4] H. Shibata *et al.*, "A DC-to-1 GHz tunable RF  $\Delta\Sigma$  ADC achieving DR = 74 dB and BW = 150 MHz at  $f_0 = 450$  MHz using 550 mW," *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 2888–2897, Dec. 2012.
- [5] V. Srinivasan, V. Wang, P. Satarzadeh, B. Haroun, and M. Corsi, "A 20 mW 61 dB SNDR (60 MHz BW) 1b 3<sup>rd</sup>-Order continuous-time delta-sigma modulator clocked at 6 GHz in 45 nm CMOS," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC)*, Feb. 2012, pp. 158–160.
- [6] T. Caldwell, D. Alldred, and Z. Li, "A reconfigurable  $\Delta\Sigma$  ADC with up to 100 MHz bandwidth using flash reference shuffling," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 8, pp. 2263–2271, Aug. 2014.
- [7] J. G. Kauffman, C. Chu, J. Becker, and M. Ortmanns, "A 67 dB DR 50 MHz BW CT Delta Sigma modulator achieving 207 fJ/conv," in *Proc. IEEE ASSCC*, Nov. 2013, pp. 401–404.

- [8] S. Ho, C. L. Lo, J. Ru, and J. Zhao, "A 23 mW, 73 dB dynamic range, 80 MHz BW continuous-time delta-sigma modulator in 20 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 50, no. 4, pp. 908–919, Apr. 2015.
- [9] B. Young, K. Reddy, S. Rao, A. Elshazly, T. Anand, and P. K. Hanumolu, "A 75 dB DR 50 MHz BW 3<sup>rd</sup> order CT- $\Delta\Sigma$  modulator using VCO-based integrators," in *Symp. VLSI Circuits Dig. Tech. Papers*, Jun. 2014, pp. 1–2.
- [10] C. Briseno-Vidrios, A. Edward, A. Shafik, S. Palermo, and J. Silva-Martinez, "A 75 MHz BW 68dB DR CT- $\Sigma\Delta$  with single amplifier biquad filter and a broadband low-power common-gate summing technique," in *Proc. Symp. VLSI Circuits (VLSI Circuits)*, Jun. 2015, pp. C254–C255.
- [11] S. Loeda, J. Harrison, F. Pourchet, and A. Adams, "A 10/20/30/40 MHz feedforward FIR DAC continuous-time  $\Delta\Sigma$  ADC with robust blocker performance for radio receivers," *IEEE J. Solid-State Circuits*, vol. 51, no. 4, pp. 860–870, Apr. 2016.
- [12] K. Reddy, S. Dey, S. Rao, B. Young, P. Prabha, and P. K. Hanumolu, "A 54mW 1.2GS/s 71.5 dB SNDR 50MHz BW VCO-based CT  $\Delta\Sigma$  ADC using dual phase/frequency feedback in 65nm CMOS," in *Proc. Symp. VLSI Circuits (VLSI Circuits)*, Jun. 2015, pp. C256–C257.
- [13] S.-H. Wu, T.-K. Kao, Z.-M. Lee, P. Chen, and J.-Y. Tsai, "A 160 MHz-BW 72dB-DR 40 mW continuous-time  $\Delta\Sigma$  modulator in 16 nm CMOS with analog ISI-reduction technique," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, Jan. 2016, pp. 280–281.
- [14] A. Jain and S. Pavan, "A 13.3 mW 60 MHz bandwidth, 76 dB DR 6 GS/s CT $\Delta\Sigma$  M with time interleaved FIR feedback," in *Proc. IEEE Symp. VLSI Circuits (VLSI-Circuits)*, Jun. 2016, pp. 1–2.
- [15] L. J. Breems, R. Rutten, and G. Wetzker, "A cascaded continuous-time  $\Sigma\Delta$  modulator with 67-dB dynamic range in 10-MHz bandwidth," *IEEE J. Solid-State Circuits*, vol. 39, no. 12, pp. 2152–2160, Dec. 2004.
- [16] L. J. Breems, R. Rutten, R. H. M. van Veldhoven, and G. van der Weide, "A 56 mW continuous-time quadrature cascaded  $\Sigma\Delta$  modulator with 77 dB DR in a near zero-IF 20 MHz band," *IEEE J. Solid-State Circuits*, vol. 42, no. 12, pp. 2696–2705, Dec. 2007.
- [17] Y.-S. Shu, J. Kamiishi, K. Tomioka, K. Hamashita, and B.-S. Song, "LMS-based noise leakage calibration of cascaded continuous-time  $\Delta\Sigma$  modulators," *IEEE J. Solid-State Circuits*, vol. 45, no. 2, pp. 368–379, Feb. 2010.
- [18] J. Sauerbrey *et al.*, "A configurable cascaded continuous-time  $\Delta\Sigma$  modulator with up to 15 MHz bandwidth," in *Proc. ESSCIRC*, Sep. 2010, pp. 426–429.
- [19] Y. Dong, W. Yang, R. Schreier, A. Sheikholeslami, and S. Korrapati, "A continuous-time 0-3 MASH ADC achieving 88 dB DR with 53 MHz BW in 28 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 49, no. 12, pp. 2868–2877, Dec. 2014.
- [20] D.-Y. Yoon, S. Ho, and H.-S. Lee, "A continuous-time sturdy-MASH  $\Delta\Sigma$  modulator in 28 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 50, no. 12, pp. 2880–2890, Dec. 2015.
- [21] Y. Dong *et al.*, "A 930 mW 69 dB-DR 465 MHz-BW CT 1-2 MASH ADC in 28 nm CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, Jan. 2016, pp. 278–279.
- [22] B. Nowacki, N. Paulino, and J. Goes, "A 1V 77 dB-DR 72 dB-SNDR 10 MHz-BW 2-1 MASH CT  $\Delta\Sigma$  M," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, Jan. 2016, pp. 274–275.
- [23] N. Maghari, S. Kwon, and U.-K. Moon, "74 dB SNDR multi-loop sturdy-MASH delta-sigma modulator using 35 dB open-loop opamp gain," *IEEE J. Solid-State Circuits*, vol. 44, no. 8, pp. 2212–2221, Aug. 2009.
- [24] M. Ortmanns, F. Gerfers, and Y. Manoli, "A case study on a 2-1-1 cascaded continuous-time sigma-delta modulator," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 52, no. 8, pp. 1515–1525, Aug. 2005.
- [25] S. Yan and E. Sanchez-Sinencio, "A continuous-time  $\Sigma\Delta$  modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth," *IEEE J. Solid-State Circuits*, vol. 39, no. 1, pp. 75–86, Jan. 2004.
- [26] C.-Y. Lu, J. F. Silva-Rivas, P. Kode, J. Silva-Martinez, and S. Hoyos, "A sixth-order 200 MHz IF bandpass sigma-delta modulator with over 68 dB SNDR in 10 MHz bandwidth," *IEEE J. Solid-State Circuits*, vol. 45, no. 6, pp. 1122–1136, Jun. 2010.
- [27] C.-Y. Lu *et al.*, "A 25 MHz bandwidth 5th-order continuous-time low-pass sigma-delta modulator with 67.7 dB SNDR using time-domain quantization and feedback," *IEEE J. Solid-State Circuits*, vol. 45, no. 9, pp. 1795–1808, Sep. 2010.
- [28] P. Fontaine, A. N. Mohieldin, and A. Bellaouar, "A low-noise low-voltage CT  $\Delta\Sigma$  modulator with digital compensation of excess loop delay," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC)*, Feb. 2005, pp. 498–613.
- [29] G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, and E. Romani, "A 20-mW 640-MHz CMOS continuous-time  $\Sigma\Delta$  ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2641–2649, Dec. 2006.
- [30] R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit  $\Delta\Sigma$  A/D and D/A converters using data weighted averaging," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 42, no. 12, pp. 753–762, Dec. 1995.
- [31] S. D. Kulchyski, R. Trofin, K. Vleugels, and B. A. Wooley, "A 77-dB dynamic range, 7.5-MHz hybrid continuous-time/discrete-time cascaded  $\Sigma\Delta$  modulator," *IEEE J. Solid-State Circuits*, vol. 43, no. 4, pp. 796–804, Apr. 2008.
- [32] M. Keller, A. Buhmann, F. Gerfers, M. Ortmanns, and Y. Manoli, "On the implicit anti-aliasing feature of continuous-time cascaded sigma-delta modulators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 12, pp. 2639–2645, Dec. 2007.
- [33] A. Edward and J. Silva-Martinez, "General analysis of feedback DAC's clock jitter in continuous-time sigma-delta modulators," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 61, no. 7, pp. 506–510, Jul. 2014.
- [34] B. K. Thandri and J. Silva-Martinez, "A robust feedforward compensation scheme for multistage operational transconductance amplifiers with no Miller capacitors," *IEEE J. Solid-State Circuits*, vol. 38, no. 2, pp. 237–243, Feb. 2003.
- [35] T. Kobayashi, K. Nogami, T. Shirotori, and Y. Fujimoto, "A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture," *IEEE J. Solid-State Circuits*, vol. 28, no. 4, pp. 523–527, Apr. 1993.



current research interests include continuous-time sigma-delta modulators for wireless applications.



was an Analog Design Intern with TSMC, Austin, TX, USA, where he was involved with sloping analog-to-digital converter design for image sensing applications. His current research interests include data converters, image sensing interfaces, and power amplifiers.



include low-power wideband ADCs, ADC digital calibration algorithms, and RF circuit design.

**Alexander Edward** (S'12–M'16) was born in Jakarta, Indonesia. He received the B.Eng. degree in electrical and electronic engineering from Nanyang Technological University, Singapore, in 2011, and the Ph.D. degree in electrical and computer engineering from Texas A&M University, College Station, TX, USA, in 2016.

During the summers of 2013 and 2014, he was a Hardware Intern with Nvidia Corporation, Richardson, TX, USA. He is currently an Analog Engineer with Intel Corporation, Hillsboro, OR, USA. His current research interests include continuous-time sigma-delta modulators for wireless applications.

**Qiyuan Liu** (S'14) was born in Liaoyang, Liaoning, China. He received the B.S. degree in microelectronics from Tianjin University, Tianjin, China, in 2011. He is currently pursuing the Ph.D. degree in electrical engineering at the Analog and Mixed Signal Center, Texas A&M University, College Station, TX, USA.

In the spring and summer of 2013, he was an Analog Design Intern with Broadcom Corporation, Irvine, CA, USA, where he was involved with phase-locked loop design. During the summer of 2014, he was an Analog Design Intern with TSMC, Austin, TX, USA, where he was involved with sloping analog-to-digital converter design for image sensing applications. His current research interests include data converters, image sensing interfaces, and power amplifiers.

**Carlos Briseno-Vidrios** (S'14–M'16) received the B.S. (Hons.) degree in electrical engineering from the Institute of Technology of Ciudad Guzman, Ciudad Guzman, Mexico, in 2009, and the Ph.D. degree from Texas A&M University, College Station, TX, USA, in 2016.

In 2013, he was an Analog-RF Design Intern with Broadcom, Irvine, CA, USA. During 2012 and 2014, he was an Analog Design Intern with Silicon Laboratories, Austin, TX, USA, where he is currently a Design Engineer. His current research interests



**Martin Kinyua** (M'97) received the B.S. degree from the University of Nairobi, Nairobi, Kenya, in 1992, the M.S. degree from Texas Tech University, Lubbock, TX, USA, in 1997, and the Ph.D. degree from Southern Methodist University, Dallas, TX, USA, in 2004, all in electrical engineering.

From 1997 to 2008, he was with Texas Instruments Incorporated, Dallas, as a Mixed-Signal Designer working on high-speed and high-performance pipelined ADCs and DACs in CMOS and BiCMOS technologies and Delta-Sigma data converters for communications and audio CODEC applications within the High Performance Analog and Wireless Infrastructure Business units. Since 2008, he has been with TSMC Technology Inc., Austin, TX, USA, as a Research and Development Technical Manager involved with circuit design and process technology co-optimization. His current research interests include low-noise and low-distortion Nyquist-rate and oversampling ADCs and DACs, high-linearity audio switching power amplifiers and associated feedback control techniques, voltage-to-time converters, time-to-digital converters, switched capacitor circuits, including amplifiers and filters, CIS readout interfaces and dc-dc converters. He has authored several IEEE publications and has 40 patents issued or pending.



**Eric G. Soenen** (M'09) received the civil electro-mechanical engineering degree from Katholieke Universiteit Leuven, Leuven, Belgium, the M.S. and Ph.D. degrees from Texas A&M University, College Station, TX, USA, in 1989 and 1992, respectively, and an Executive M.B.A. degree from the University of Texas at Austin, Austin, TX, USA, in 2000.


In 1991, he joined Texas Instruments Incorporated, Dallas, TX, USA. He was involved with the design of power ICs, remote lock, microcontroller, and video circuits. Since 1995, he has led the company's World-Wide Data Converter design efforts. In 2002, he joined Barcelona Design, a startup company in Silicon Valley spun off from Stanford University. He rejoined Texas Instruments Incorporated in 2004, as part of the Wireless Terminals Business Unit. He was responsible for the design of several custom wireless mixed-signal SOCs. In 2007, he joined TSMC, Austin, to open the Austin Design Center, a Research and Development organization focused on design exploration and process improvement. He specializes in power management and analog applications in a wide range of process technologies. He has authored or coauthored 15 scientific papers and holds over 40 U.S. patents. He was elected a TSMC Academician in 2008. His current research interests include highly integrated voltage regulators in advanced process nodes, power inductors, and high-performance data converters.



**Aydın Ilker Karşıl原因** (M'99) received the B.S. and M.S. degrees in electrical engineering from Bilkent University, Ankara, Turkey, in 1993 and 1995, respectively, and the Ph.D. degree from Portland State University, Portland, OR, USA, in 2000.

He joined the faculty of Texas A&M University, College Station, TX, USA, in 2000, where he is currently an Associate Professor of electrical and computer engineering. His current research interests include high-frequency analog filters, data converters, automatic tuning, mixed-mode integrated circuit design, RF communication circuits, and power harvesting.

Dr. Karşıl原因 served as an associate editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS from 2002 to 2004 and the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS from 2006 to 2010. He also served as an Organizing Committee Member of the IEEE MWSCAS in 2014.



**Jose Silva-Martinez** (SM'98–F'10) was born in Tecamachalco, Puebla, México. He received the M.Sc. degree from the Instituto Nacional de Astrofísica Óptica y Electrónica (INAOE), Puebla, in 1981, and the Ph.D. degree from Katholieke Universiteit Leuven, Leuven, Belgium, in 1992.

In 1993, he joined the Electronics Department, INAOE, and was the Head of the Electronics Department from 1995 to 1998. He was a Co-Founder of the Ph.D. program on Electronics in 1993. He is currently with the Department of Electrical and Computer Engineering, Texas A&M University (TAMU), College Station, TX, USA, where he is the Texas Instruments Professor. He is currently the Associate Department Head for Graduate Studies Affairs of the Department of Electrical and Computer Engineering, TAMU. He has authored over 115 and 170 journal and conference papers, respectively, two books and 12 book chapters and holds one granted patent and five more filed. His current research interests include the design and fabrication of integrated circuits for communication, radar, and biomedical applications.

Dr. Silva-Martinez was a recipient of the 2005 Outstanding Professor Award by the Electrical Communication Engineering Department, Texas A&M University and the 2005 Best Doctoral Thesis Award presented by the IEEE Test Technology Technical Council and the IEEE Computer Society. He was also a recipient of the 1990 IEEE European Solid-State Circuits Conference Best Paper Award. He served as the Editor-in-Chief of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEM II—EXPRESS BRIEFS from 2014 to 2015 and the Conference Chair of MWCAS-2014, a member of the IEEE Circuits and Systems Society (CASS) Distinguished Lecturer Program from 2013 to 2014, and a Senior Editorial Board Member of the IEEE JETCAS from 2014 to 2015. He has served as the IEEE CASS Vice President Region-9 from 1997 to 1998, and as an associate editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II from 1997 to 1998 and 2002 to 2003, the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I—REGULAR PAPERS from 2004 to 2005 and 2007 to 2008, and currently serves on the Board of Editors of three other major journals. He has coauthored the papers that got the MWCAS 2011 and RF-IC 2003 Best Student Paper Awards and has Co-Advised in Testing Techniques.