# A 25 GS/s 6b TI Two-Stage Multi-Bit Search ADC With Soft-Decision Selection Algorithm in 65 nm CMOS

Shengchang Cai, Student Member, IEEE, Ehsan Zhian Tabasy, Member, IEEE, Ayman Shafik, Member, IEEE, Shiva Kiran, Student Member, IEEE, Sebastian Hoyos, Senior Member, IEEE, and Samuel Palermo, Member, IEEE

Abstract—While high-speed analog-to-digital converter (ADC) front-ends in serial link receivers enable flexible and powerful digital signal processing-based (DSP-based) equalization, the robustness and power consumption of these ADCs can limit overall receiver energy efficiency. This paper presents a 25 GS/s 6b 8-way time-interleaved multi-bit search ADC that employs a soft-decision selection algorithm to relax track-and-hold (T/H) settling requirements and improve ADC metastability tolerance. T/H bandwidth is also improved with a new shared-input doubletail three-latch structure. Fabricated in general purpose 65 nm CMOS, the ADC occupies 0.24 mm<sup>2</sup> total area. A signal-to-noise and distortion ratio (SNDR) of 29.6 dB is achieved at Nyquist while consuming 88 mW from a 1 V supply, translating into a figure-of-merit of 143 fJ/conversion step. A measured  $<10^{-10}$ metastability error rate demonstrates the effectiveness of the softdecision selection algorithm.

Index Terms—Analog-to-digital converter (ADC), comparators, metastability, multi-bit search, soft-decision selection, time interleaving.

# I. INTRODUCTION

SERIAL I/O data rates are increasing in order to support the explosion in network traffic driven by cloud computing and wireless data usage. As the high-speed data symbol times shrink, this results in an increased amount of intersymbol interference (ISI) for transmission over both severe low-pass electrical channels and dispersive optical channels. This necessitates increased equalization complexity and consideration

Manuscript received May 30, 2016; revised October 26, 2016 and December 22, 2016; accepted March 17, 2017. Date of publication April 24, 2017; date of current version July 20, 2017. This paper was approved by Associate Editor Aaron Buchwald. This work was supported in part by the Semiconductor Research Corporation under Grant 1836.111 through the Texas Analog Center of Excellence and in part by the National Science Foundation under Grant EECS-1202508. (Corresponding author: Shengchang Cai.)

S. Cai, S. Kiran, S. Hoyos, and S. Palermo are with the Analog & Mixed Signal Center, Electrical and Computer Engineering Department, Texas A&M University, College Station, TX 77843 USA (e-mail: shengchangcai@tamu.edu; shivakiranvc@gmail.com; hoyos@ece.tamu.edu; spalermo@ece.tamu.edu).

E. Zhian Tabasy was with the Analog & Mixed Signal Center, Electrical and Computer Engineering Department, Texas A&M University, College Station, TX 77843 USA. He is now with Intel Corporation, San Jose, CA 95134 USA (e-mail: ehsan.zhian.tabasy@intel.com).

A. Shafik was with the Analog and Mixed Signal Center, Electrical and Computer Engineering Department, Texas A&M University, College Station, TX 77843 USA. He is now with Silicon Laboratories, Austin, TX 78727 USA (e-mail: ayman.shafik@silabs.com).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2017.2689033

of more bandwidth-efficient modulation schemes, such as four-level pulse-amplitude modulation (PAM4). Serial links, which utilize an analog-to-digital converter (ADC) receiver front-end (Fig. 1), offer a potential solution, as they enable more powerful and flexible digital signal processing (DSP) for equalization and symbol detection [1]-[4] and can easily support advanced modulation schemes. Moreover, the DSP back-end provides robustness to process, voltage, and temperature variations, and benefits from improved area and power with CMOS technology scaling. However, most of the state-ofthe-art ADC-based receiver implementations [1]-[4] display higher power relative to their mixed-signal counterparts [5] because of the significant power consumed by conventional multi-GS/s ADC implementations. This motivates exploration of energy-efficient ADC designs with moderate resolution and very high sampling rates to support data rates at or above 50 Gb/s.

Time-interleaving architectures with multiple unit ADCs working at a lower sampling rate are generally employed to achieve sampling rates larger than 10 GS/s, with flash and successive approximation register (SAR) converters often utilized [6]–[9]. Flash ADCs [6], [7] can operate at high sampling rates and a relatively small number of unit ADCs. However, the parallel conversion approach of a flash ADC results in high-power consumption, as the resolution approaches 6 bits due to the switching of all the comparators. Conversely, SAR ADCs offer excellent power efficiency with a minimal number of comparators performing a binary search conversion. Unfortunately, it is challenging to push the unit ADC sampling speed significantly beyond 1 GS/s, resulting in a very high channel count to obtain an overall high aggregate sampling rate [8], [9].

Binary search ADCs [10] adopt a similar energy-efficient binary search conversion algorithm as SAR ADCs, but without any digital-to-analog converter (DAC) settling time or SAR logic delay. While this allows for a potentially higher conversion speed, the multi-stage operation can still limit the achievable sampling rate. This issue has been addressed in SAR ADCs, which employ a multi-bit per stage conversion [11]. However, as shown in Fig. 2, significant area and power overhead results due to the multiple DACs and comparators required to enable multi-bit conversion in an SAR ADC. Fortunately, multi-bit search ADCs can be implemented by




Fig. 1. High-speed electrical link transceiver with an ADC-DSP receiver.




Fig. 2. (a) Conventional SAR ADC with 1b/stage. (b) Multi-bit/stage SAR ADC with 2b/stage. (c) Conventional binary search ADC with 1b/stage. (d) Multi-bit search ADC with 2b/stage structure.

directly applying this multi-bit per stage conversion algorithm to binary search ADCs with minimal hardware overhead to enable higher sampling rates at excellent power efficiency.

However, key challenges exist in the efficient implementation of a multi-bit search ADC. One issue is that the

multi-stage operation is inherently prone to metastability errors, which can dramatically degrade ADC signal-to-noise and distortion ratio (SNDR) [12] and system performance in serial I/O receivers [13]. Multi-bit search ADCs also suffer from a similar exponential hardware complexity as flash




Fig. 3. High-speed T/H structure and settling error.




Fig. 4. T/H settling scenario. (a) Conventional multi-bit search algorithm with ADC input close to  $1/2V_{REF}$  and soft-decision selection algorithm with ADC input close to (b)  $1/2V_{REF}$  and (c)  $5/8V_{REF}$ .

ADCs, resulting in a large load capacitance for the track-and-hold (T/H). Although reference prediction techniques [14] can reduce comparator count, achieving the maximum benefit of this approach involves the use of relatively slow unit ADCs, which employ multiple single-bit stages.

This paper presents an 8-channel time-interleaved (TI) 25 GS/s, 6b ADC with 3.125 GS/s unit ADCs, employing a two-stage asynchronous multi-bit search structure that consists of a 2b first-stage and a 4b second-stage that addresses these issues [15]. In order to improve T/H bandwidth and ADC metastability, a soft-decision selection algorithm is introduced and analyzed in Section II. Section III presents the ADC architecture and key circuit blocks, including a shared-input double-tail three-latch structure utilized to reduce the comparator loading of the T/H circuit. Experimental results from a general purpose (GP) 65 nm CMOS prototype are presented in Section IV. Finally, Section V concludes this paper.

# II. SOFT-DECISION SELECTION ALGORITHM

A conventional asynchronous multi-bit search algorithm works in a decision ripple fashion, where the search space at

each stage other than the first-stage depends on the decisions from the previous conversion stages. While an efficient search operation is achieved by each conversion stage generating hard decisions and having non-overlapping search spaces for the following stages, decision errors occurring at a certain stage other than the final stage result in an erroneous subsequent search space and produce conversion errors at the ADC output. A redundant SAR algorithm [16] tolerates these hard decision errors by overlapping the search space of the following stages, such that the errors can be recovered from the redundancy introduced in the overlapped region. However, increasing the search space translates into more triggered comparators and results in degraded power efficiency for low-to-medium resolution ADCs. In addition, for a conventional asynchronous multi-bit search algorithm, each conversion stage will not be triggered until the previous stage decisions ripple to the current stage. Therefore, if a decision stage experiences metastability and takes an excessive amount of time to generate the ripple signal, the following stages will not have enough time for conversion and will also result in conversion errors at the ADC output.




Fig. 5. Metastability scenario. (a) Conventional multi-bit search algorithm with ADC input close to  $1/2V_{REF}$  and soft-decision selection algorithm with ADC input close to (b)  $1/2V_{REF}$  and (c)  $5/8V_{REF}$ .

T/H settling errors are a major source of decision errors at the critical first conversion stage. As shown in Fig. 3, a conventional T/H circuit consists of a bootstrapped switch followed by a buffer to drive the ADC. This buffer is implemented to isolate the ADC input loading from the sampling switch, since the bandwidth of the front-end sampling switch should be larger than the ADC bandwidth to maintain a good dynamic range when the ADC input is close to the Nyquist frequency. Ideally, the buffer output  $V_{TH}$  should track the sampling switch output  $V_{SW}$  with minimal phase delay and generate a sampled input at the instant when the sampling switch is turned off. However, the large capacitive loading from the ADC and routing can result in a high-power design in order to preserve a high-bandwidth buffer output node. When the sampling switch is turned off, the buffer output will settle to the voltage held at the switch output at a rate determined by the settling time constant. Reducing the buffer's output bandwidth to save power results in the T/H output tracking the switch output with a phase and gain error, as shown by the black and blue  $V_{\rm TH}$  curves of Fig. 3. In a conventional multi-bit search ADC, during the hold phase, the T/H output should settle within 0.5 LSB when the ADC starts conversion. A slower T/H settling time results in less time for ADC conversion and a lower conversion speed.

In order to demonstrate the potential for conversion errors with incomplete T/H settling, Fig. 4 shows this scenario for a multi-bit search ADC, with 2 and 4 bits converted in the first and second-stages, respectively. For simplification, the lines represent the comparators with thresholds at the corresponding reference levels. The T/H output (ADC input) is assumed to be either slightly smaller or larger than  $1/2V_{\rm REF}$  when the first-stage comparators are triggered. In the worst case scenario, the T/H output has not fully settled and continues to settle

to 4 LSB above or below the  $1/2V_{\rm REF}$  level because of the limited bandwidth at the T/H output node. For a conventional multi-bit search algorithm as shown in Fig. 4(a), the first-stage middle comparator with reference at  $1/2V_{\rm REF}$  has already made a hard decision to select the bank of 15 comparators (red lines when  $V_{\rm in} < V_{\rm REF}$  or green lines when  $V_{\rm in} > V_{\rm REF}$ ) at the second-stage with references between  $1/4V_{\rm REF}$  and  $1/2V_{\rm REF}$  or references between  $1/2V_{\rm REF}$  and  $3/4V_{\rm REF}$ . The triggered comparators do not cover the final settled T/H output, and therefore, an unrecoverable  $\pm 4$  LSB conversion error appears at the ADC output.

This paper introduces a soft-decision selection multi-bit search algorithm that creates redundancy to tolerate decision errors without the need to overlap search spaces. Relative to a redundant binary search algorithm [16], this improves the ADC critical timing path to relax T/H bandwidth requirements and metastability errors. The redundancy from the soft-decision selection algorithm offers tolerance to T/H settling errors, such that the ADC can start conversion even if the T/H output has not settled within 0.5 LSB errors. Fig. 4 shows that the soft-decision selection search algorithm introduces auxiliary decision information, represented by the dashed lines in between the first-stage comparators (solid lines), to select the triggered second-stage comparators. These additional decisions are generated by set-reset (SR) latches comparing the rising edges of the decision outputs from adjacent first-stage comparators, which create interpolated levels in the time domain [17]. The second-stage comparator selection is partitioned with the SR latch output triggering seven second-stage comparators whose references are centered at  $1/4V_{REF}$ ,  $1/2V_{REF}$ , and  $3/4V_{REF}$ , and the voltage-domain comparator outputs triggering nine second-stage comparators with references centered at the SR latch interpolated levels




Fig. 6. (a) SNDR versus T/H buffer time constant. (b) SNDR/MER versus latch time constant for a conventional 2b-4b multi-bit search algorithm and a 2b-4b soft-decision selection algorithm.




Fig. 7. Block diagram of the 8-way TI multi-bit search ADC with soft-decision selection.

of  $1/8V_{REF}$ ,  $3/8V_{REF}$ ,  $5/8V_{REF}$ , and  $7/8V_{REF}$ . In order to enable soft-decision selection at full-scale levels, two additional dummy comparators with thresholds at the full-scale references are included. For inputs falling close to 0 and  $V_{\rm REF}$ , SR latches select a bank of three comparators with references at  $1 - 3/64V_{REF}$  and  $61 - 63/64V_{REF}$ , respectively. Assuming the same example where the T/H output is either slightly lower or higher than  $1/2V_{REF}$ , Fig. 4(b) shows that the first-stage SR latches always select the bank of seven comparators with references centered at  $1/2V_{REF}$ . In this way, the selection of the critical seven comparators (red lines) does not rely on the correctness of the final decision from the firststage  $1/2V_{REF}$  comparator. With the additional information from the SR latches, the second-stage search space is shifted up or down to create a  $\pm 4$  LSB redundancy to account for any potential decision error at the first-stage at level 0,  $1/4V_{REF}$ ,  $1/2V_{REF}$ ,  $3/4V_{REF}$ , and  $V_{REF}$ . This results in no conversion error at the ADC output due to the second-stage search space covering the settled T/H output. Similarly, in this case when the T/H output is close to interpolated level  $5/8\,V_{\rm REF}$ , as shown in Fig. 4(c), the selection of the bank of 9 comparators (red lines) at the second-stage depends on the decision from the first-stage comparators at  $1/2\,V_{\rm REF}$  and  $3/4\,V_{\rm REF}$  instead of the SR latch. This generates a  $\pm 5$  LSB redundancy to tolerate the first-stage decision error at  $1/8\,V_{\rm REF}$ ,  $3/8\,V_{\rm REF}$ ,  $5/8\,V_{\rm REF}$ , and  $7/8\,V_{\rm REF}$ .

The soft-decision selection multi-bit search algorithm also addresses metastability scenarios where the input is initially extremely close to a reference level at the first-stage. For the examples shown in Fig. 5, two metastability scenarios are analyzed that correspond to a metastable voltage-domain comparator and a metastable SR latch, respectively. For a conventional 2b–4b multi-bit search structure with  $V_{\rm in}$  very close to  $1/2V_{\rm REF}$ , the middle comparator with threshold at  $1/2V_{\rm REF}$  at the first-stage experiences an excessively long regeneration time due to the small input difference and can consume almost all the conversion cycle time. The relevant comparators at the second-stage with threshold levels between  $1/4V_{\rm REF}$ 




Fig. 8. Front-end T/H schematic.

and  $1/2V_{REF}$  (gray lines) will not be triggered, because their selection depends on the output of the slow decision from the first-stage  $1/2V_{REF}$  comparator. Therefore, the second-stage conversion decisions are lost due to metastability. Whereas for the soft-decision selection search algorithm under the same metastability scenario, the seven relevant second-stage comparators with threshold levels that cover the metastable input (green lines) are triggered by the fast SR latch output instead of the slow  $1/2V_{REF}$  comparator output. Even though the other nine second-stage comparators (gray lines) are not triggered, there is no conversion information lost. For the other scenario when  $V_{\rm in}$  is very close to  $5/8V_{\rm REF}$ , the corresponding SR latch takes a long regeneration time. Similar to the metastable voltage-domain comparator case, the second-stage nine relevant comparators are selected by the fast comparator outputs at level  $1/2V_{REF}$  and  $3/4V_{REF}$  and, therefore, result in no metastability error at ADC output. The metastability analysis of the two example scenarios can be applied to all decision levels at the first-stage of the 2b-4b soft-decision selection structure.

In order to quantify the performance improvement from the soft-decision selection algorithm, simulations are performed to examine the impact of T/H buffer and comparator time constants on ADC SNDR and metastability error rate (MER). Assuming a 3.125 GS/s two-stage 2b-4b ADC with a 160 ps 50% hold phase period and 35 ps logic delay in between the two stages, Fig. 6(a) shows the effect of the T/H buffer time constant with a 15 ps comparator time constant. The 4 LSB redundancy from the soft-decision selection search algorithm allows relaxing of the T/H buffer time constant by 2× relative to a conventional 2b-4b multi-bit search algorithm when SNDR is kept close to the ideal 37.6 dB. Assuming an allocation of 40 ps for T/H settling, Fig. 6(b) shows that the soft-decision selection search algorithm allows an increase in the comparator time constant by more than 50%. Moreover, the MER with the error threshold of 4 LSB is kept below  $10^{-10}$ with the soft-decision selection scheme when the latch time constant is smaller than 20 ps, where the MER is limited by the assumed  $\sigma = 0.5$  LSB rms noise. The MER with the softdecision scheme is a weak function of the latch time constant up to 20 ps, whereas the MER grows exponentially as the latch

time constant increases from 5 ps in a conventional multi-bit search structure.

The hardware overhead of implementing the soft-decision selection search algorithm includes the two dummy comparators at the full scale reference levels and the four SR latches in between the first-stage comparators, as well as three comparators at the second-stage with reference  $1/4V_{\rm REF}$ ,  $1/2V_{\rm REF}$ , and  $3/4V_{\rm REF}$ . While the two first-stage dummy comparators will always be triggered, on average no extra comparators will be triggered at the second-stage with a uniform input distribution due to 16 comparators being activated when  $V_{\rm IN}$  falls within the  $[1/8V_{\rm REF}, 7/8V_{\rm REF}]$  range and 12 comparators otherwise.

## III. ADC ARCHITECTURE AND KEY CIRCUITRY

# A. Time-Interleaved Architecture

In order to prove the concept of the search algorithm introduced in Section II, an 8-channel 25 GS/s, 6b ADC is implemented with 3.125 GS/s unit ADCs employing the soft-decision selection algorithm. Fig. 7 shows the TI multibit search ADC timing and block diagrams. The ADC input consists of eight front-end T/Hs, one per unit ADC, clocked by eight phases of 3.125 GHz 50% duty cycle clocks with 40 ps spacing. Calibration DACs are included for both sampling clock skew correction for the eight front-end T/H sampling phases and for the comparators' offset correction/threshold generation in all eight unit ADCs.

## B. Unit ADC With Soft-Decision Selection Search Algorithm

Fig. 7 shows the unit ADC structure, where the 2b first-stage consists of five comparators at reference levels 0,  $1/4V_{\rm REF}$ ,  $1/2V_{\rm REF}$ ,  $3/4V_{\rm REF}$ , and  $V_{\rm REF}$  and four NAND-based SR latches inserted in between the comparators to generate interpolated levels in the time domain that controls the second-stage comparator selection. These second-stage comparators are segmented into nine comparator banks. Five banks of three (edge) or seven (middle) comparators with thresholds centered at reference  $1/32V_{\rm REF}$  (1–3),  $1/4V_{\rm REF}$  (13–19),  $1/2V_{\rm REF}$  (29–35),  $3/4V_{\rm REF}$  (45–51), and  $31/32V_{\rm REF}$  (61–63) are activated by the SR latch outputs, while four banks of nine comparators with thresholds centered at  $1/8V_{\rm REF}$  (4–12),




Fig. 9. Block diagram of the front-end T/H sampling clocks generation, distribution, and calibration.

 $3/8V_{REF}$  (20–28),  $5/8V_{REF}$ (36–44), and  $7/8V_{REF}$  (52–60) are triggered by the first-stage voltage-domain comparator outputs. When the input falls between  $3/8V_{REF}$  and  $1/2V_{REF}$ , the firststage comparator at  $1/2V_{REF}$  generates a slow high at the negative output and the comparator at  $1/4V_{REF}$  generates a fast high at the positive output, because the input is closer to  $1/2V_{\rm REF}$  and thus results in a longer comparator regeneration time [17]. This enables a high output at the SR latch to select the second-stage comparators 29-35 instead of 13-19 and creates redundancy at the second-stage. The second-stage selection logic is skewed intentionally to have a faster enable path delay than reset path delay to increase the available conversion time. All the comparator thresholds are set with a 3b reference ladder providing coarse input references and offset calibration DACs setting the equivalent references to the full 6b resolution. Finally, a MUX-based encoder converts the thermometer output from the second-stage comparators to the final 6b binary output.

## C. Front-End T/H

The front-end T/H schematic is shown in Fig. 8. It consists of a bootstrapped switch clocked at 3.125 GHz followed by a source follower with an additional high-pass path for bandwidth extension. The bootstrapped switch improves the bandwidth and the linearity at the critical sampling node and the front-end T/H architecture allows for a large input

sampling bandwidth, as the sampling capacitor is just the input capacitance of the pseudo-differential PMOS source-follower buffer stage. This buffer drives the 360 fF loading capacitance of the core ADC, which consists of 220 fF capacitance from routing and 140 fF from the comparator loading, and provides isolation from kick-back noise. Simulation results show that the T/H output node has a 3 dB bandwidth of 6 GHz. With a 300 mV input common-mode voltage and a 500 mV input swing, the bootstrapped switch achieves up to a 12.5 GHz input bandwidth with a 3.125 GHz sampling clock.

# D. Multi-Phase Clock Generation and Skew Calibration

As shown in Fig. 9, eight equally spaced sampling phases for the front-end T/H are generated from a 12.5 GHz differential input clock. A pseudo-differential self-biased input stage buffers the 12.5 GHz differential clock to drive a CML latch-based divide-by-4 stage which creates eight 3.125 GHz clock phases spaced at 40 ps. Delay lines with digitally controlled MOS capacitor banks are employed in the eight-phase distribution network to calibrate the phase mismatches between the eight critical sampling phases. Measurement results verify that the clock skew calibration has a resolution of about 150 fs and allows for a maximum tuning range of 20 ps per phase.

## E. Shared-Input Double-Tail Three Latch

In order to reduce T/H loading, Fig. 10(a) shows the schematic of a shared-input double-tail dynamic three-latch




Fig. 10. Shared-input double-tail three-latch structure. (a) Schematic. (b) Monte Carlo offset simulation results.

structure utilized in the second-stage of the unit ADCs. Each input stage is followed by three regenerative latches calibrated with 1 LSB difference in threshold levels. Since the input transistors are often sized for a specific input offset variation level, the three-latch structure reduces both the comparators' contribution of the T/H loading and kick-back noise by approximately  $3\times$  and the increased load at the first-stage output node does not significantly impact comparator performance. A 2b shared capacitive DAC at the first-stage output node and an independent 6b resistive DAC at each regeneration stage allow setting of the comparators' threshold with a worst case 2.4 mV resolution (0.3 LSB) and  $\pm 60$  mV tuning range relative to the coarse input reference level from the 3b reference ladder with  $\pm 10\%$  supply and  $0^{\circ}\text{C}-70^{\circ}\text{C}$  temperature variation. Fig. 10(b) shows the Monte Carlo offset

simulation of the latch structure with a  $3\sigma$  value around 30 mV, which is covered by the comparator offset tuning range. The three-latch structure is employed at the second stage for all comparators except the ones comparing input against  $1/4V_{\rm REF}$ ,  $1/2V_{\rm REF}$ , and  $3/4V_{\rm REF}$ , which uses conventional double-tail latch as in the first-stage.

### IV. EXPERIMENTAL RESULTS

Fig. 11 shows the GP 65 nm CMOS chip micrograph and layout floorplan, which occupies a total active area of 0.24 mm<sup>2</sup>. The core TI ADC, consisting of eight unit ADCs, occupies 0.21 mm<sup>2</sup>, while the front-end T/H and clock generation blocks occupy 0.02 and 0.01 mm<sup>2</sup>, respectively. Placing the eight front-end T/Hs close together near the differential input pads minimizes the input capacitance and




Fig. 11. Prototype ADC chip micrograph and core ADC floorplan.




Fig. 12. Block diagram of foreground offset/reference calibration, clock skew calibration, and metastability measurement setup.

routing from the eight-phase clock generator. The differential 12.5 GHz clock input signal is distributed to the divider-based phase generator via an on-die differential transmission line. Local decoupling capacitors are placed with the reference ladders in each unit ADC to reduce the impact of kick-back noise on the reference voltages.

Comparator offset/reference calibration and phase skew calibration are both done in the foreground as shown in Fig. 12. During the comparator offset/reference calibration, ideal dc reference levels are generated from off-chip, and the corresponding comparator output is selected by MUXs and monitored via Labview from the real-time scope. A comparator's output is averaged and the calibration DAC code is adjusted automatically until this average reaches 0.5, which implies that the comparator is metastable and generating 50% 0's and 1's. The foreground skew calibration procedure is done in two steps. First, course phase tuning is performed

by manually monitoring the muxed eight-phase clock output on the scope. Then, a sinewave-input FFT-based foreground method [18] is employed for fine phase tuning.

Fig. 13 shows that after calibrating the comparator references among the eight unit ADCs and the phase errors of the eight sampling clocks, the 25 GS/s ADC with nominal 1 V supply achieves 32.5 dB low-frequency maximum SNDR and 29.6 dB SNDR at the 12.5 GHz Nyquist, which translates to 5.10 and 4.62 bits ENOB, respectively. The ADC achieves similar SNDR and SFDR performance with 1.1 V supply and suffers from a 2 and 3 dB degradation on SNDR and SFDR, respectively, with 0.9 V supply. At 15 and 20 GS/s sampling rate, the ADC SNDR performance at Nyquist is comparable with that at 25 GS/s and mainly limited by jitter. The ENOB at Nyquist is primarily limited by the 350 fs rms jitter from the frequency synthesizer used as the input clock source and the estimated additional 200 fs rms jitter from the on-chip

Specification	[6]	[7]	[8]	[20]	This Work
Technology	65 nm	32 nm SOI	28 nm FDSOI	32 nm SOI	65 nm
Power Supply	1.5 V	0.9 V	1.05 V/1.6 V	1 V/0.9 V	1 V
ADC Structure	TI-Flash	TI-Flash	TI-SAR	TI-SAR	TI-BS
Sampling Rate	16 GS/s	20 GS/s	46 GS/s	36 GS/s	25 GS/s
Resolution	6 bits	6 bits	6 bits	6 bits	6 bits
ENOB @ Nyquist	4.36 bits	4.84 bits	3.89 bits	4.96 bits	4.62 bits
Full Scale Range	$813 \text{ mV}_{pp}$	$300~\text{mV}_{pp}$	$400~\mathrm{mV_{pp}}$	$600~\text{mV}_{pp}$	$500~\mathrm{mV_{pp}}$
Area	1.47 mm <sup>2</sup>	$0.25 \text{ mm}^2$	$0.14 \text{ mm}^2$	$0.048 \text{ mm}^2$	$0.24 \text{ mm}^2$
Power	435 mW	69.5 mW	381 mW	110 mW	88 mW
MER (Error>4LSB)	N.A.	N.A.	<10-10	N.A.	<10-10
FOM $(P/2^{ENOB}.f_s)$	1325 fJ/cs.	124 fJ/cs.	560 fJ/cs.	98 fJ/cs.	143 fJ/cs.

TABLE I
PERFORMANCE SUMMARY




Fig. 13. ADC SNDR and SFDR versus input frequency at  $f_s = 25$  GHz with 0.9, 1, and 1.1 V supply and Nyquist input SNDR/SFDR at  $f_s = 15$  GHz and 20 GS/s.

clock divider and distribution. Fig. 14 shows the ADC output spectrum with 12.49 GHz -1 dBFS input before and after reference and skew calibration, which provides 10.1 dB SNDR improvement.

A sinewave histogram technique [19] is utilized for ADC static characterization. Fig. 15 shows that the maximum DNL and INL of each unit ADC after reference and phase calibration are +0.64/-0.62 and +0.59/-0.60 LSB, respectively.

Fig. 12 also shows the metastability measurement setup where an FMC XM105 debug card is connected to a Xilinx ML623 Virtex-6 FPGA used for data acquisition. A 100 kHz sinusoidal input is applied to the ADC, such that consecutive samples have a difference less than 1 LSB. The ADC MER characterization results are shown in Fig. 16. As the measured MER follows the erfc<sup>-1</sup> curve instead of the natural log curve, this implies that noise, rather than metastability errors, is limiting the MER results. This proves the effectiveness of the metastability tolerance with the soft-decision selection algorithm.

Table I summarizes the ADC performance and compares this work against recent 6b ADCs with sample rates ranging from 16 to 46 GS/s. The ADC consumes 88 mW power from a 1 V supply, of which 63.9% (56.2 mW) is dissipated by the




Fig. 14. 25 GS/s ADC normalized output spectrum for  $f_{\rm in}=12.49$  GHz. (a) Before offset and skew calibration. (b) After offset and skew calibration.

core ADC, 14.8% (13 mV) by the clock phase generation and 21.3% (18.8 mW) by the T/H, achieving a 143 fJ/conv.-step FOM. Relative to the flash converters, this design achieves significant FOM improvement over the 16 GS/s 65 nm design [6] and 25% faster conversion speed and comparable performance to the 20 GS/s 32 nm SOI design [7]. Similar metastability tolerance is achieved at a lower FOM relative to the 28 nm FDSOI SAR design which employs back-end hardware for metastability correction [8]. While the advanced 32 nm SAR architecture of [20] achieves a better FOM, Fig. 17 shows that the performance of the presented 65 nm prototype ADC falls near the 32 nm design trend and achieves




Fig. 15. ADC DNL/INL plots.




Fig. 16. ADC MER measurement.




Fig. 17. ADC performance summary with Walden FOM.

around  $10 \times$  efficiency improvement compared with the 65 nm design trend.

# V. CONCLUSION

This paper has presented an 8-channel 25 GS/s, 6 bit time-interleaving ADC with the unit ADCs employing a 2b-4b two-stage multi-bit search structure to achieve an increased sampling rate. A soft-decision selection search algorithm is implemented with very low overhead to relax T/H bandwidth requirements and improve ADC metastability performance. T/H loading and kick-back noise is reduced with

a shared-input double-tail three-latch structure. Measurements verify that the soft-decision selection search algorithm delivers robust ADC performance with a relaxed T/H and comparator design. Overall, the presented design achieves good power efficiency, making it a suitable architecture for a 50 Gb/s PAM4 wireline receiver.

### REFERENCES

- M. Harwood et al., "A 12.5 Gb/s SerDes in 65nm CMOS Using a baud-rate ADC with digital receiver equalization and clock recovery," in ISSCC Dig. Tech. Papers, Feb. 2007, pp. 436–437.
- [2] J. Cao et al., "A 500 mW ADC-based CMOS AFE with digital calibration for 10 Gb/s serial links over KR-backplane and multimode fiber," *IEEE J. Solid-State Circuits*, vol. 45, no. 6, pp. 1172–1185, Jun. 2010.
- [3] B. Zhang et al., "A 40 nm CMOS 195 mW/55 mW dual-path receiver AFE for multi-standard 8.5–11.5 Gb/s serial links," *IEEE J. Solid-State Circuits*, vol. 50, no. 2, pp. 426–439, Feb. 2015.
- [4] A. Shafik, E. Z. Tabasy, S. Cai, K. Lee, S. Hoyos, and S. Palermo, "A 10 Gb/s hybrid ADC-based receiver with embedded analog and persymbol dynamically enabled digital equalization," *IEEE J. Solid-State Circuits*, vol. 51, no. 3, pp. 671–685, Mar. 2016.
- [5] B. Zhang et al., "A 28 Gb/s multistandard serial link transceiver for backplane applications in 28 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 50, no. 12, pp. 3089–3100, Dec. 2015.
- vol. 50, no. 12, pp. 3089–3100, Dec. 2015.

  [6] C.-C. Huang, C.-Y. Wang, and J.-T. Wu, "A CMOS 6-bit 16-GS/s time-interleaved ADC using digital background calibration techniques," *IEEE J. Solid-State Circuits*, vol. 46, no. 4, pp. 848–858, Apr. 2011.
- [7] V. H.-C. Chen and L. Pileggi, "A 69.5 mW 20 GS/s 6b time-interleaved ADC with embedded time-to-digital calibration in 32 nm CMOS SOI," *IEEE J. Solid-State Circuits*, vol. 49, no. 12, pp. 2891–2901, Nov. 2014.
- [8] Y. Duan and E. Alon, "A 6b 46GS/s ADC with >23 GHz BW and sparkle-code error correction," in *Proc. IEEE Symp. VLSI Circuits*, Jun. 2015, pp. C162–C163.
- [9] L. Kull et al., "Implementation of low-power 6–8 b 30–90 GS/s time-interleaved ADCs with optimized input bandwidth in 32 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 51, no. 13, pp. 636–648, Mar. 2016.
- [10] G. Van der Plas and B. Verbruggen, "A 150 MS/s 133µW 7b ADC in 90nm digital CMOS using a comparator-based asynchronous binary-search sub-ADC," in *ISSCC Dig. Tech. Papers*, Feb. 2008, pp. 242–610.
- [11] Z. Cao, S. Yan, and Y. Li, "A 32 mW 1.25 GS/s 6b 2b/step SAR ADC in 0.13 μm CMOS," *IEEE J. Solid-State Circuits*, vol. 44, no. 3, pp. 862–873, Mar. 2009.
- [12] J.-E. Eklund and C. Svensson, "Influence of metastability errors on SNR in successive-approximation A/D Converters," *Analog Integr. Circuits Signal Process*, vol. 26, no. 3, pp. 183–190, Mar. 2001.
- Signal Process., vol. 26, no. 3, pp. 183–190, Mar. 2001.

  [13] S. Cai, A. Shafik, S. Kiran, E. Z. Tabasy, S. Hoyos, and S. Palermo, 
  "Statistical modeling of metastability in ADC-based serial I/O receivers," in Proc. IEEE EPEPS Conf. Oct. 2014, pp. 39–42.
- in *Proc. IEEE EPEPS Conf.*, Oct. 2014, pp. 39–42.
  [14] Y.-Z. Lin, S.-J. Chang, Y.-T. Liu, C.-C. Liu, and G.-Y. Huang, "An asynchronous binary-search ADC architecture with reduced comparator count," *IEEE Trans. Circuits Syst.*, vol. 44, no. 3, pp. 901–915, Mar. 2009.
- [15] S. Cai, E. Z. Tabasy, A. Shafik, S. Kiran, S. Hoyos, and S. Palermo, "A 25 GS/s 6b TI binary search ADC with soft-decision selection in 65 nm CMOS," in *Proc. IEEE Symp. VLSI Circuits*, Jun. 2015, pp. C158–C159.
- [16] W. Liu, P. Huang, and Y. Chiu, "A 12-bit, 45-MS/s, 3-mW redundant successive-approximation-register analog-to-digital converter with digital calibration," *IEEE J. Solid-State Circuits*, vol. 46, no. 11, pp. 2661–2672, Aug. 2011.
- pp. 2661–2672, Aug. 2011.
  [17] Y.-S. Shu, "A 6b 3 GS/s 11 mW fully dynamic flash ADC in 40 nm CMOS with reduced number of comparators," in *Proc. IEEE Symp. VLSI Circuits*, Jun. 2012, pp. 26–27.
- [18] E. Z. Tabasy, A. Shafik, S. Huang, N. H.-W. Yang, S. Hoyos, and S. Palermo, "A 6-b 1.6-GS/s ADC with redundant cycle one-tap embedded DFE in 90-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 48, no. 8, pp. 1885–1897, Aug. 2013.
- [19] W. Kester, The Data Conversion Handbook. Burlington, MA, USA: Newnes, 2005.
- [20] L. Kull et al., "A 110 mW 6 bit 36 GS/s interleaved SAR ADC for 100 GBE occupying 0.048 mm<sup>2</sup> in 32 nm SOI CMOS," in Proc. IEEE A-SSCC, Nov. 2014, pp. 89–92.



Shengchang Cai (S'12) received the B.S. degree in microelectronics from Fudan University, Shanghai, China, in 2012. He is currently pursuing the Ph.D. degree with Texas A&M University, College Station, TX, USA.

He was a Serdes Architect Intern with Freescale Semiconductor Inc., Chandler, AZ, USA, in 2015, and a Research Associate Intern with Hewlett Packard Lab, Palo Alto, CA, USA, in 2016. His research interests include high-speed analog-to-digital converters, high-speed electrical links, and silicon photonics.



Ehsan Zhian Tabasy (S'05–M'14) received the B.S. degree from the Ferdowsi University of Mashhad, Mashhad, Iran, in 2006, the M.S. degree from the University of Tehran, Tehran, Iran, in 2009, and the Ph.D. degree from Texas A&M University, College Station, TX, USA, in 2015, all in electrical engineering.

In 2015, he joined Altera Corporation (now Intel Corporation), San Jose, CA, USA, where he is currently involved in the design of next generation multigigabit wireline transceivers. His research inter-

ests include high-speed analog and mixed-signal integrated circuit design.

Dr. Zhian Tabasy was a co-recipient of the 2012 Intel/Analog

Devices/Catalyst Foundation CICC Student Scholarship Award.



**Ayman Shafik** (S'04–M'14) received the B.Sc. and M.Sc. degrees in electrical engineering from Ain-Shams University, Cairo, Egypt, in 2005 and 2009, respectively, and the Ph.D. degree from Texas A&M University, College Station, TX, USA, in 2016.

From 2005 to 2009, he was a Teaching and Research Assistant with the Electronics and Communications Engineering Department, Ain Shams University. He was a Design Intern with Broadcom Corporation, Irvine, CA, USA, and Rambus Inc.,

Sunnyvale, CA, USA, in 2010 and 2012, respectively. He joined Silicon Labs, Austin, TX, USA, in 2016, where he is currently a Senior Design Engineer. His research interests include modeling and design of high-speed mixed signal and clocking circuits and systems.



Shiva Kiran received the B.E degree in telecommunication engineering from the Bangalore Institute of Technology, Bangalore, India, and the M.Tech. degree in microelectronics and VLSI design from the Indian Institute of Technology, Kharagpur, India. He is currently pursuing the Ph.D. degree with Texas A&M University, College Station, TX, USA.

From 2012 to 2013, he was a Digital Design Engineer at Intel Corporation, Bangalore, India, where he was involved in SoC physical design. He held summer internship positions at Xilinx, San Jose, CA,

USA, and Intel Corporation, Hillsoboro, OR, USA, where he was involved in the modeling and design of high-speed electrical links. His research interests include system and circuit design for high speed I/O and statistical modeling techniques for high-speed link systems.



**Sebastian Hoyos** (S'01–M'04–SM'13) received the B.S. degree in electrical engineering from Ponticia Universidad Javeriana (PUJ), Bogota, Colombia, in 2000, and the M.S. and Ph.D. degrees in electrical engineering from the University of Delaware, Newark, DE, USA, in 2002 and 2004, respectively.

He was with Lucent Technologies Inc., Bogota, from 1999 to 2000, for the Andean region in South America. Simultaneously, he was a lecturer with PUJ, where he lectured on microelectronics and control theory. During his M.S. and Ph.D. studies,

he was with PMC-Sierra Inc., the Delaware Research Partnership Program, and the Army Research Laboratory Collaborative Technology Alliance in Communications and Networks. He was a Postdoctoral Researcher from 2004 to 2006 with the Berkeley Wireless Research Center, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, USA. He joined Texas A&M University, College Station, TX, USA, in 2006 where he is currently an Associate Professor with the Department of Electrical and Computer Engineering. His research interests include telecommunication systems, digital signal processing, and analog and mixed-signal processing and circuit design.



**Samuel Palermo** (S'98–M'07) received the B.S. and M.S. degrees in electrical engineering from Texas A&M University, College Station, TX, USA, in 1997 and 1999, respectively, and the Ph.D. degree in electrical engineering from Stanford University, Stanford, CA, USA, in 2007.

From 1999 to 2000, he was with Texas Instruments, Dallas, TX, USA, where he was involved in the design of mixed-signal integrated circuits for highspeed serial data communication. From 2006 to 2008, he was with Intel Corporation, Hillsboro,

OR, USA, where he was involved in high-speed optical and electrical I/O architectures. In 2009, he joined the Electrical and Computer Engineering Department, Texas A&M University, where he is currently an Associate Professor. His research interests include high-speed electrical and optical interconnect architectures, high performance clocking circuits, and integrated sensor systems.

Dr. Palermo is a recipient of the 2013 NSF-CAREER award. He currently serves as an Associate Editor for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEM II and has served on the IEEE CASS Board of Governors from 2011 to 2012. He was a co-author of the Jack Raper Award for Outstanding Technology-Directions Paper at the 2009 International Solid-State Circuits Conference and the Best Student Paper at the 2014 Midwest Symposium on Circuits and Systems. He received the Texas A&M University Department of Electrical and Computer Engineering Outstanding Professor Award in 2014 and the Engineering Faculty Fellow Award in 2015. He is a member of Eta Kappa Nu.