A Voltage Multiplier With Adaptive Threshold Voltage Compensation

Ye-Sing Luo and Shen-Iuan Liu, Fellow, IEEE

Abstract—A voltage multiplier (VM) with adaptive threshold voltage compensation is presented to enhance the power conversion efficiency (PCE). It is fabricated in a 0.18- μ m CMOS process. With the input frequency of 402 MHz and a load resistor of 30 k Ω , this VM achieves the PCE of 31.9% with the input power of -1 dBm, and the PCE is maintained above 20% with 10-dB input range from -11 to -1 dBm.

Index Terms—Adaptive threshold voltage compensation, voltage multiplier (VM).

I. Introduction

The RF-powered applications are receiving significant attention, such as implantable medical devices, wearable devices, and wireless sensors. To convert the RF power into a dc voltage, the voltage multiplier (VM) [1] using the diode-connected MOS transistors are widely adopted. However, the threshold voltage ($V_{\rm TH}$) of a transistor causes a large forward voltage drop. It reduces the output voltage and decreases the power conversion efficiency (PCE) of the VM. To compensate the $V_{\rm TH}$, a mirror-like $V_{\rm TH}$ canceller is used to generate the compensation voltages to the transistors in [2]. However, while the output voltage of the VM is increased, the compensation voltages will be also increased. It increases the reverse leakage current of the transistors and degrades the PCE of the VM.

The multi-stage VM with the $V_{\rm TH}$ self-compensation is presented in [3] and [4]. In [3], the gate terminal of the transistor M_k is connected to the voltage, V_{k+1} , of an adjacent stage, where k=1–3, as shown in Fig. 1(a). However, if the amplitude of RF_{IN} is small, the V_{k+1} may not properly compensate the $V_{\rm TH}$ of M_k . It increases the forward voltage drop across the transistor and degrades the PCE. If the amplitude of RF_{IN} is large, the V_{k+1} may be higher than the $V_{\rm TH}$ of M_k . It increases the reverse leakage current and also degrades the PCE. Fig. 1(b) shows a $V_{\rm TH}$ self-compensation VM with the tunable compensation order [5]. One of the voltages, V_{2k} , V_{2k-2} , and V_{2k+2} , will be connected to the gate of M_{2k+1} , where k=1–N. It increases the output voltage $V_{\rm REC}$; however, one of two transistors for each stage is not compensated. In [6], the floating gate transistors are used to store the compensation

Manuscript received October 17, 2016; revised January 3, 2017 and March 10, 2017; accepted March 30, 2017. Date of publication April 27, 2017; date of current version July 20, 2017. This paper was approved by Associate Editor Michiel A. P. Pertijs. This work was supported by a donation under Grant FD105012. (Corresponding author: Shen-Iuan Liu.)

The authors are with the Department of Electrical Engineering, Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 10617, Taiwan (e-mail: lsi@ntu.edu.tw).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2017.2693228


voltages in a VM. Nevertheless, this method needs the high-voltage pulses to pre-charge the floating gate devices. Fig. 1(c) shows a VM with the voltage distributors (VDs) [7]. To compensate the $V_{\rm TH}$, a pulse generator and a dc voltage source V_C are required to bias the drain-to-gate voltage of M_1 and M_2 . In [6] and [7], the compensation voltage V_C is fixed, but the $V_{\rm TH}$ of the transistors may be altered due to the body effect. While $V_{\rm TH} > V_C$, a forward voltage drop of the transistor is increased and the output voltage $V_{\rm REC}$ is decreased. When $V_{\rm TH} < V_C$, the reverse leakage current of the transistor is enlarged to reduce $V_{\rm REC}$. Both the forward voltage drop and the reverse leakage current degrade the PCE of the VM.

In this paper, a VM with adaptive $V_{\rm TH}$ compensation is presented. The compensation voltage V_C is adjusted in the background to compensate the $V_{\rm TH}$ of the transistors. It not only increases the output voltage, but also enhances the PCE of the VM. In addition, the high-PCE range is also extended. This paper is organized as follows. The circuit description is given in Section II. Section III shows the experimental results. Finally, the conclusions are given in Section IV.

II. CIRCUIT DESCRIPTION

Fig. 2(a) shows the proposed VM. It consists of a three-stage VM with an individual body bias [8], six VDs [7], a load capacitor C_L , a load resistor R_L , a toggle switch, and an adaptive threshold voltage canceller (ATVC). The transistors in the VM core use the individual body biasing to reduce the $V_{\rm TH}$ variation among the different stages in the chain [4], [8]. The VM receives an ac signal RF_{IN}, and outputs a dc voltage $V_{\rm REC}$ to supply the ATVC, the toggle switch, and R_L . The ATVC is mostly realized by digital circuits. A passive toggle switch generates Ena to enable and disable the ATVC, respectively. When Ena is low, the ATVC is disabled. While $V_{\rm REC} \geq 0.38$ V, the ATVC will be enabled as Ena becomes high. The ATVC monitors $V_{\rm REC}$ and outputs a compensation voltage V_C and two pulse signals, Φ_{1+} and Φ_{2+} . Then, the VDs transfer the V_C to the VM.

The ATVC is composed of an oscillator (Osc.), a timing controller, four clock boosting circuits, two sample-and-hold circuits SAH1 and SAH2, a latch comparator (CMP), a D-flip-flop (DFF1), a controller, and a digital-to-analog converter (DAC). A relaxation oscillator generates a clock CLK for a timing controller. The timing controller realizes six pulses, $\Phi_1 \sim \Phi_2$ and $P_1 - P_4$. Φ_1 and Φ_2 drive the clock boosting circuits to control the VDs. P_1 and P_3 drive the clock boosting circuits to control SAH1 and SAH2. Then, SAH1 and SAH2 sample $V_{\rm REC}$ to be $V_{\rm S1}$ and $V_{\rm S2}$, respectively. By comparing $V_{\rm S1}$ and $V_{\rm S2}$, the CMP generates an output







Fig. 1. VM with (a) threshold self-compensation [3], (b) tunable compensation order [5], and (c) VDs [7].






Fig. 2. (a) Proposed VM with an ATVC and (b) its timing diagram.

voltage $V_{\rm CMP}$. To deglitch $V_{\rm CMP}$, DFF1 is used to re-sample $V_{\rm CMP}$ by P_4 where the output $V_{\rm CPO}$ is sent to the controller. The controller is composed of a D-flip-flop (DFF2), a multiplexer, an OR gate, and a 6-bits counter. While the signal DOWN is low, the output code D[5:0] of the counter is increased. When DOWN is high, the code D[5:0] is decreased. While the 6-bits counter is underflow, i.e., D[5:0] = [00...0], V_Z goes high. According to D[5:0], a DAC generates the compensation voltage V_C to the VDs.

The timing diagram of the proposed VM is shown in Fig. 2(b). Initially, V_Z , SEL, and DOWN are high, V_{CPO} is low, D[5:0] = 0, and V_C is zero. As P_1 is active, SAH1 samples V_{REC} and holds it as V_{S1} . As P_2 goes high, DOWN becomes low. While P_2 goes low, D[5:0] is increased by one LSB and both V_Z and SEL become low. When $V_C < V_{TH}$ and V_C is increased, V_{REC} will be increased. As P_3 is active, SAH2 samples V_{REC} and holds it as V_{S2} . Since $V_{S2} > V_{S1}$, V_{CPO} is kept low when P_4 goes low. While both SEL and DOWN are low, the above procedure is repeated and D[5:0] is increasing until D[5:0] = N. Assume that if D[5:0] = N, $V_C > V_{TH}$. The corresponding V_{REC} is reduced owing to




Fig. 3. VD.

the reverse leakage current. As P_3 is active, V_{S2} is lower than V_{S1} . When P_4 goes low, both V_{CPO} and SEL go high. As the next P_2 becomes high, DOWN goes high. While P_2 becomes low, D[5:0] is decreased by one LSB; i.e., D[5:0] = N - 1. Then, V_C is decreased and V_{REC} will be increased again. Since DOWN is high, D[5:0] is decreased by one LSB; i.e., D[5:0] = N - 2. In the above procedure, the CMP will compare V_{S1} and V_{S2} to update V_{CPO} ,




Fig. 4. (a) Timing controller and (b) timing diagram of P_1-P_4 .

SEL, and DOWN. In the steady state, D[5:0] switches among N-1, N, N-1, and N-2. Finally, the whole process will be repeated. This ATVC keeps V_{REC} as high as possible in background.

A. Voltage Distributor

Fig. 3 shows a VD [7]. It consists of four nMOS transistors, and two capacitors C_{D1} and C_{D2} . While Φ_A is high, $V_{\rm DN}=0$ and $V_{\rm DP}=V_C$. The charge Q_1 on C_{D1} is given as $C_{D1}\cdot V_C$. When Φ_B goes high and the charges on C_{D1} and C_{D2} is re-distributed. Assuming $V_P-V_N=V_D$. After the k-times charge re-distribution, the voltage $V_{D,k}$ is given as

$$V_{D,k} = C_{D1} \cdot V_C \cdot \sum_{i=1}^{k} \frac{C_{D2}^{i-1}}{(C_{D1} + C_{D2})^i}.$$
 (1)

In (1), assuming k=8, $V_C=0.4$ V, and $|V_C-V_{D,8}|/V_C \le 0.1\%$, $C_{D1}=2 \cdot C_{D2}$ is chosen. In Fig. 2(a), the capacitors $C_{2\mathrm{n}-1}$, where n=1-3, and the parasitic capacitors $C_{\mathrm{gs,m}}$ of the transistor M_{m} , where m=1-6, may couple RF_{IN} into C_{D2} to cause the ripple V_{ripple} . For example, assuming n=3, m=6, $C_5>>C_{\mathrm{gs,6}}$, and $C_L>>C_{D2}$, V_{ripple} is approximated as

$$V_{\text{ripple}} = RF_{\text{IN}} \cdot [C_{gs,6}/(C_{gs,6} + C_{D2})].$$
 (2)

For $V_{\text{ripple}}/\text{RF}_{\text{IN}} \leq 1\%$ and $C_{\text{gs},6} = 15.1$ fF, C_{D2} is chosen as 2.87 pF. The voltage $\Delta V_{D,k}$ is defined as the difference between V_C and $V_{D,k}$ and it is derived as

$$\Delta V_{D,k} = V_C \left[1 - C_{D1} \cdot \sum_{i=1}^{k} \frac{C_{D2}^{i-1}}{(C_{D1} + C_{D2})^i} \right] + \frac{0.75 \cdot T_D \cdot I_{\text{Leak}}}{C_{D2}}$$
(3)

where T_D is the period of Φ_A and Φ_B . It is affected by both the re-distribution index k and the leakage current I_{Leak} . While a transistor M_{VD} is turned off and a voltage across M_{VD} is 0.4 V, the simulated leakage current I_{Leak} is 48.6 pA. For a specified $\Delta V_{D,k}$, T_D should be as long as possible to reduce the power consumption. For example, when $V_C = 0.4$ V, $\Delta V_{D,k} \leq 1$ mV, and k = 8, T_D should be less than 77.8 μ s. In this paper,




Fig. 5. Relaxation oscillator.

 $T_D = 71.4 \mu s$ is chosen, and the corresponding frequency of Φ_A and Φ_B is 14 kHz.

B. Timing Controller and Oscillator

A timing controller is shown in Fig. 4(a). While Ena is high, the timing controller is enabled. The first non-overlapping clock generator with a divide-by-2 divider is used to generate Φ_1 and Φ_2 . Since k=8 for the VDs is chosen, the falling edges between P_2 and P_3 should be $8T_D$, as shown in Fig. 4(b). To realize P_1-P_4 , the CLK is divided by 64 by using a divide-by-16 divider and the second non-overlapping clock generator with a divide-by-4 divider.

A relaxation oscillator is shown in Fig. 5. It is mainly composed of a start-up circuit, a current source, a six-stage clock buffer, and a divide-by-2 divider. The voltage V_{SAW} on a capacitor C_S is charged by a current I_S . While $V_{SAW} > 0.5V_{REC}$, V_1 is switched from high to low. After the delay time of the six-stage clock buffer, which is equal to $6\tau_D$, V_{PUL} becomes high. Then, M_{S1} is turned on to quickly discharge C_S , and V_{SAW} becomes zero. After $6\tau_D$, V_{PUL} is switched from high to low. M_{S1} is turned off and C_S will be charged again. The pulse V_{PUL} is divided by 2 to realize a clock CLK, which frequency f_{CLK} is given as

$$f_{\text{CLK}} \approx 0.5/[(0.5V_{\text{REC}} \cdot C_S)/I_S + 12\tau_D].$$
 (4)

The I_S and C_S are chosen as 205 nA and 1.93 pF, respectively, to realize $f_{\rm CLK}$ of 28 kHz, when $V_{\rm REC} = 1.8$ V.




Fig. 6. Clock boosting circuit.




Fig. 7. (a) Sample-and-hold circuit and (b) its equivalent model while $M_{\rm SW}$ is turned on.




Fig. 8. DAC.




Fig. 9. Photograph of chip.

C. Clock Boosting Circuit and a Sample-and-Hold Circuit

To driving the SAHs and the VDs, clock boosting circuits are adopted to increase the amplitudes of the pulses $P_{1+}, P_{3+}, \Phi_{1+}$, and Φ_{2+} . A clock boosting circuit is shown in Fig. 6. While P_1 goes low, V_1 will become low and $M_{\rm B1}$ will be turned on. Then, V_3 goes high and $M_{\rm B2}$ will be




Fig. 10. Measured charging time versus input power while an ATVC is disabled.




Fig. 11. Measured output voltage V_{REC} and compensation voltage V_C .

turned off. The capacitor C_B is charged and V_2 becomes to $V_{\rm REC}$. When P_1 goes high, V_1 will become $V_{\rm REC}$ and $M_{\rm B1}$ will be turned off. Meanwhile, V_2 is boosted to $2V_{\rm REC}$. Finally, V_3 goes low and $M_{\rm B2}$ will be turned on to output P_{1+} with amplitude of $2V_{\rm REC}$. To avoid the body leakage current, two p-type dynamic body bias (PDBB) circuits [9] are used to bias the body voltages for M_{B1} and M_{B2} .

A sample-and-hold circuit is shown in Fig. 7(a). It is composed of a switch $M_{\rm SW}$ and a capacitor C_H . While $M_{\rm SW}$ is off and the voltage across $M_{\rm SW}$ is 0.5 V, the simulated leakage current $I_{\rm LSW}$ is 27 pA. The leakage current induces a voltage error on $V_{\rm S1}$. To keep this voltage error less than 10 mV, a C_H of 8.56 pF is chosen. When P_{1+} goes high, $M_{\rm SW}$ will be turned on. The equivalent model is shown in Fig. 7(b), where $r_{\rm on}$ is an on-resistance of $M_{\rm SW}$. Assuming $V_{\rm REC}=0.5$ V, $V_{\rm S1}=0$ V, and $P_{1+}=1$ V, the simulated r_{on} is 2.99 k Ω . Since $r_{\rm on}$ and C_H operate as a lowpass filter to suppress the voltage ripple of $V_{\rm S1}$, this ripple is attenuated by

$$20 \cdot \log[1/(\omega \cdot C_H \cdot r_{\rm on} + 1)]. \tag{5}$$

When the frequency of the ripple is 402 MHz, the calculated attenuation is -36.3 dB.

	Corner	TT @ 27°C	FF @ 0°C	SS @ 80°C	FS @ 80°C	SF @ 80°C	
PCE	Proposed VM	38.9% @ V _C =0.42V	41.3% @ V _C =0.38V	35.2% @ V _C =0.43V	32.9% @ V _C =0.37V	31.8% @ V _C =0.35V	
	Dickson VM [1]	0.15% @ V _C =0V	0.33% @ V _C =0V	0.19% @ V _C =0V	0.57% @ V _C =0V	0.92% @ V _C =0V	

TABLE I
SIMULATED PCES OF THE PROPOSED VM AND A DICKSON VM [1] FOR DIFFERENT CORNERS AND TEMPERATURES

^{*}Input amplitude is 0.3V, Input frequency is 402MHz, R_L =30k Ω .




Fig. 12. (a) Measured output voltage V_{REC} and (b) measured PCE versus the input power of RF_{IN}.

D. Digital-to-Analog Converter

A DAC is shown in Fig. 8. It is mainly composed of a start-up circuit, a bias stage, a digitally controlled current stage, and a resistor $R_{\rm DAC}$. The bias stage generates a reference current $I_{\rm REF}$. The output voltage V_C is determined by a digitally controlled current $I_{\rm DAC}$ and a resistor $R_{\rm DAC}$. To cover the threshold voltages of the transistors in the VM, while V_C ranges from 0 to 0.8 V, the required code of a DAC is calculated from

$$V_{\rm CR}/(0.5I_{\rm REF} \cdot R_{\rm DAC}) \tag{6}$$

where $V_{\rm CR}$ is the range of V_C , and $0.5I_{\rm REF} \cdot R_{\rm DAC}$ is an output voltage step of a DAC. While 0.5 $I_{\rm REF} = 24$ nA and $R_{\rm DAC} = 1$ M Ω , the required code is calculated as 34. Hence, the required bits of the DAC are six.

E. Settling Times of the VM and ATVC

To consider C_L and R_L , the required setting time of a VM is analyzed. For a start, assuming Z_O in Fig. 2(a) is an output impedance of the VM, and it is approximated as

$$Z_O \approx r_{\text{on},M6} + [1/(j\omega \cdot C_5)] \tag{7}$$

where $r_{\text{on,M6}}$ is the on-resistor of the transistor M_6 . Since the capacitor C_5 is 1.9 pF with an angular frequency $\omega = 2 \cdot \pi \cdot 402$ Mrad/s, an impedance of C_5 is much smaller than $r_{\text{on,M6}}$. Z_0 is dominant by $r_{\text{on,M6}}$. Then, while V_C is altered, the transient response of V_{REC} is modeled as a first-order RC circuit. As the percentage of the voltage error of a step response is less

than 1%, the settling time $t_{S,VM}$ is given as

$$t_{S,VM} \ge 4.7 \cdot (r_{\text{on},M6}//R_L) \cdot (C_6//C_L).$$
 (8)

Assuming $r_{\text{on,M6}} = 46.2 \text{ k}\Omega$, $R_L = 1 \text{ M}\Omega$, $C_6 = 3.8 \text{ pF}$, and $C_L = 1.1 \text{ nF}$, $t_{S,VM}$ should be 0.23 ms at least. In this paper, an operation frequency of a DAC $f_{\text{DAC}} = 438 \text{ Hz}$ is chosen and its corresponding $t_{S,\text{VM}} = 2.28 \text{ ms}$, which satisfies the required $t_{S,\text{VM}}$. It makes sure that the VM with an ATVC will be stable. For the ATVC, an output voltage step of the DAC is designed as $0.5I_{\text{REF}} \cdot R_{\text{DAC}}$. While V_C is altered form 0 V to V_{TH} , the operation times of the DAC is calculated as $V_{\text{TH}}/(0.5I_{\text{REF}} \cdot R_{\text{DAC}})$. The required setting time of the ATVC is estimated as

$$t_{S,ATVC} \approx \left(\frac{V_{TH}}{0.5I_{REF} \cdot R_{DAC}} + 4\right) \cdot \frac{1}{f_{DAC}}.$$
 (9)

Since D[5:0] switches among N - 1, N, N - 1, and N - 2, the additional factor of 4 is added to the second term in (9). Assume $V_{\text{TH}} = 0.42 \text{ V}$, $I_{\text{REF}} = 48 \text{ nA}$, $R_{\text{DAC}} = 1 \text{ M}\Omega$, and $f_{\text{DAC}} = 438 \text{ Hz}$, $t_{S,\text{ATVC}}$ is calculated as 49.1 ms.

III. EXPERIMENTAL RESULTS

A VM with the ATVC is fabricated in a 0.18- μ m CMOS process. Assuming the input amplitude is 0.3 V, input frequency is 402 MHz, and R_L is 30 k Ω , the simulated PCEs of the proposed VM and a Dickson VM [1] for different process corners and temperatures are listed in Table I. Both are the three-stage VMs with the same transistor model and capacitance per stage. The PCEs of the proposed VM are improved by 34 times at least, compared with the Dickson VM.

Reference	[4]	[5]	[6]	[7]	[8]	[10]#	[11]	[12]	This Work
Technology	90nm	65nm	0.25µm	0.3µm	0.13µm	65nm	0.25µm	0.18µm	0.18µm
Frequency (MHz)	915	904.5	906	950	915	900	450	915	402
Transistor type in a VM core	NMOS	NMOS	PMOS	NMOS	NMOS and PMOS	Low V _{TH} NMOS and PMOS	Low V _{TH} PMOS	Native NMOS	NMOS and PMOS
Special Requirements	No	Control loop	Pre-charge pulses	Battery needed	No	Control loop	No	No	Control loop
Loading	500kΩ	500kΩ	330kΩ	Battery loading	1ΜΩ	147kΩ	1ΜΩ	21.6kΩ	30 kΩ
Peak Output Power	8.32µW @- 5dBm	2.1µW@ -14dBm	128µW @1.5dBm	N/A	11.7µW @-4dBm	53.3µW @ - 3dBm	6.9µW @- 12dBm	1.09mW @4dBm	253.4µW @-1dBm
Peak PCE	16.1% @ -15.83dBm	5.3% @ -14dBm	30% @ -8dBm	11% @ -6dBm	22.6% @ -16.8dBm	35% @ -9.5dBm	10.9% @ -12dBm	32.5% @ 0dBm	31.9%@ -1dBm
Input Power Range (PCE>20%)	0dB*	0dB*	8dB	0dB*	2dB	11dB	0dB*	6dB	10dB
Sensitivity	-18.83dBm@ R_L =1M Ω , V_{REC} =1.2V	- 20dBm	-19dBm@ R_L =1.32M Ω , V_{REC} =1 V	-16dBm, V _{REC} = 1.22V	-21.7dBm@ R_L =1M Ω , V_{REC} =1V	-17.7dBm @ R _L =∞, V _{REC} =1V	-19.6dBm, V _{REC} =1V	-10dBm@ R _L =1MΩ, V _{REC} = 1.3V	-12dBm@ R _L =1MΩ, V _{REC} = 1.38V

TABLE II
PERFORMANCE SUMMARY AND COMPARISON

For the proposed VM, the maximum PCE variation for several process corners and temperatures is around 9.5%. However, the threshold voltages of nMOS and pOMS transistors are different for different process corners and temperatures. A single V_C used to compensate the threshold voltages may degrade the PCE. Fig. 9 shows the die photograph and its chip area is 1.44 mm². To measure the lowest input power of the VM, R_L of 1 M Ω is chosen according to [4], [8], and [12]. Since an ATVC only works when $V_{\text{REC}} \ge 0.38 \text{ V}$, Fig. 10 shows the measured charging time of V_{REC} from 0 to 0.38 V while an ATVC is disabled and an input frequency is 402 MHz. As $P_{\text{IN}} = -12$ dBm, the charging time is 0.33 ms. The measured transient responses of V_{REC} and the compensation voltage V_C are shown in Fig. 11. When the ATVC is disabled, $V_{\rm REC}$ is 0.44 V. While the ATVC is enabled, $V_{\rm REC}$ drops to 0.38 V. Then, V_C is increased and V_{REC} will be increased. As V_C is close to 0.42 V, V_{REC} is kept as high as possible, which is 1.38 V. The corresponding PCE is around 3%. The measured settling time is 42 ms, which is shorter than a theoretical value of 49.1 ms. This is because the oscillator has a higher output frequency while $V_{\rm REC}$ is below 1.8 V. Hence, $f_{\rm DAC}$ in (9) is increased and $t_{\rm S,ATVC}$ is decreased. Fig. 12(a) shows a measured V_{REC} versus P_{IN} at the different R_L . While $P_{\rm IN} = -3$ dBm, a peak $V_{\rm REC}$ is 2.8 V with R_L of 90 k Ω . Fig. 12(b) shows measured PCE versus P_{IN} for different R_L , where the power loss of the passive toggle switch and the power consumption of an ATVC are included. For $R_L = 30$ $k\Omega$ and $P_{IN}=-8$ dBm, the measured PCEs are 5.3% and 27.8% while ATVC are disabled and enabled, respectively. When the ATVC is enabled, the PCE is increased by a percentage of 22.5. Assuming the power consumption of the ATVC is a constant, a lower R_L induces the higher output

power, which may increase PCE. The PCE is dependent on the load resistance.

IV. CONCLUSION

In this paper, the proposed VM with the ATVC is presented. Its performance summary and comparison are listed in Table II. The threshold voltages of the nMOS and pMOS transistors are compensated by the ATVC to increase the output voltage and PCE. The PCE improvement is mainly because of the ATVC rather than a difference in transistors. For PCE > 20%, the input power is from -11 to -1 dBm with a range of 10 dB. This VM with a wide input power range is suitable for the RF energy-harvesting applications, such as IMDs and wearable devices.

ACKNOWLEDGMENT

The authors would like to thank Chip Implementation Center and the Ministry of Science and Technology, Taiwan.

REFERENCES

- J. F. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique," *IEEE J. Solid-State Circuits*, vol. SC-11, no. 3, pp. 374–378, Jun. 1976.
- [2] H. Nakamoto et al., "A passive UHF RF identification CMOS tag IC using ferroelectric RAM in 0.35-μm technology," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 101–110, Jan. 2007.
- [3] J. F. Dickson, "Voltage multiplier employing clock gated transistor chain," U.S. Patent 4214174, Jul. 22, 1980.
- [4] G. Papotto, F. Carrara, and G. Palmisano, "A 90-nm CMOS threshold-compensated RF energy harvester," *IEEE J. Solid-State Circuits*, vol. 46, no. 9, pp. 1985–1997, Sep. 2011.
- [5] L. Xia, J. Cheng, N. E. Glover, and P. Chiang, "0.56 V, -20 dBm RF-powered, multi-node wireless body area network system-on-a-chip with harvesting-efficiency tracking loop," *IEEE J. Solid-State Circuits*, vol. 49, no. 6, pp. 1345–1355, Jun. 2014.

^{*} PCE<20%, # Differential structure.

- [6] T. Le, K. Mayaram, and T. Fiez, "Efficient far-field radio frequency energy harvesting for passively powered sensor networks," *IEEE J. Solid-State Circuits*, vol. 43, no. 5, pp. 1287–1302, May 2008.
- [7] T. Umeda, H. Yoshida, S. Sekine, Y. Fujita, T. Suzuki, and S. Otaka, "A 950-MHz rectifier circuit for sensor network tags with 10-m distance," *IEEE J. Solid-State Circuits*, vol. 41, no. 1, pp. 35–41, Jan. 2006.
- [8] Z. Hameed and K. Moez, "Hybrid forward and backward threshold-compensated RF-DC power converter for RF energy harvesting," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 4, no. 3, pp. 335–343, Sep. 2014.
- [9] C.-Y. Wu, X.-H. Qian, M.-S. Cheng, Y.-A. Liang, and W.-M. Chen, "A 13.56 MHz 40 mW CMOS high-efficiency inductive link power supply utilizing on-chip delay-compensated voltage doubler rectifier and multiple LDOs for implantable medical devices," *IEEE J. Solid-State Circuits*, vol. 49, no. 11, pp. 2397–2407, Nov. 2014.
- [10] Y. Lu et al., "A wide input range dual-path CMOS rectifier for RF energy harvesting," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 64, no. 2, pp. 166–170, Feb. 2017.
- [11] F. Kocer and M. P. Flynn, "A new transponder architecture with onchip ADC for long-range telemetry applications," *IEEE J. Solid-State Circuits*, vol. 41, no. 5, pp. 1142–1148, May 2006.
- [12] Y.-J. Kim, H. S. Bhamra, J. Joseph, and P. P. Irazoqui, "An ultralow-power RF energy-harvesting transceiver for multiple-node sensor application," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 62, no. 11, pp. 1028–1032, Nov. 2015.



Ye-Sing Luo was born in Taipei, Taiwan, in 1986. He received the B.S. degree in electrical engineering from Chang Gung University, Taoyuan, Taiwan, in 2008, and the M.S. degree in electrical engineering from the National Taiwan University of Science and Technology, Taipei, in 2010. He is currently pursuing the Ph.D. degree in electronics engineering with National Taiwan University, Taipei.

His current research interests include ac-dc converters for wireless power transmission and energy-harvesting circuits.



Shen-Iuan Liu (S'88–M'93–SM'03–F'10) was born in Keelung, Taiwan, in 1965. He received the B.S. and Ph.D. degrees in electrical engineering from National Taiwan University (NTU), Taipei, Taiwan, in 1987 and 1991, respectively.

During 1991–1993, he served as a Second Lieutenant with the Chinese Air Force. During 1991–1994, he was an Associate Professor with the Department of Electronic Engineering, National Taiwan Institute of Technology, Taipei. In 1994, he joined the Department of Electrical Engineering,

NTU, where he has been a Professor since 1998. He has been a Distinguished Professor with NTU since 2010. During 2013–2016, he was the Director of the Graduate Institute of Electronics Engineering, NTU. His current research interests include analog and digital integrated circuits and systems.

Dr. Liu is a member of the Institute of Electronics, Information and Communication Engineers (IEICE). He received the Engineering Paper Award from the Chinese Institute of Engineers in 2003, the Young Professor Teaching Award from MXIC Inc., the Research Achievement Award from NTU, the Outstanding Research Award from National Science Council in 2004, the Outstanding Research Award from Ministry of Science and Technology in 2014, and also the Himax Chair Professorship at NTU in 2010. He has served as the Chair of the IEEE SSCS Taipei Chapter during 2004-2008, which achieved the Best Chapter Award in 2009. He has served as the General Chair of the 15th VLSI Design/CAD Symposium, Taiwan, in 2004, and as a Program Co-Chair of the Fourth IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, Fukuoka, Japan, in 2004. He has served as a Technical Program Committee Member of ISSCC during 2006-2008, the IEEE VLSI-DAT during 2008-2012, and A-SSCC during 2005-2012. He also served as the Technical Program Committee Co-Chair and the Chair of A-SSCC 2010 and 2011, respectively. He was an Associate Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS during 2006-2009 and a Guest Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS Special Issue in 2008 and 2012, respectively. He was an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS during 2006–2007, the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS during 2008–2009, and the IEICE Transactions on Electronics, from 2008 to 2011. He was on the Editorial Board of Research Letters in Electronics during 2008-2009. He has been an Associate Editor of the ETRI Journal and the Journal of Semiconductor Technology and Science, South Korea, since 2009. He has also been on the Editorial Board for International Scholarly Research Network Electronics since 2011.