

IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



JULY 2017

VOLUME 52

NUMBER 7

IJSCBC

(ISSN 0018-9200)

SPECIAL ISSUE ON THE 46TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE (ESSCIRC)

New Associate Editor	<i>J. Craninckx</i>	1699
Introduction to the Special Issue on the 46th European Solid-State Circuits Conference (ESSCIRC)	<i>E. Cantatore, W. Dehaene, and R. B. Staszewski</i>	1700
SPECIAL ISSUE PAPERS		
Insights Into Phase-Noise Scaling in Switch-Coupled Multi-Core <i>LC</i> VCOs for E-Band Adaptive Modulation Links	<i>L. Iotti, A. Mazzanti, and F. Svelto</i>	1703
A Recursive Switched-Capacitor House-of-Cards Power Amplifier	<i>L. G. Salem, J. F. Buckwalter, and P. P. Mercier</i>	1719
A 2–11 GHz 7-Bit High-Linearity Phase Rotator Based on Wideband Injection-Locking Multi-Phase Generation for High-Speed Serial Links in 28-nm CMOS FDSOI	<i>E. Monaco, G. Anzalone, G. Albasini, S. Erba, M. Bassi, and A. Mazzanti</i>	1739
Low-Power Wideband Analog Channelization Filter Bank Using Passive Polyphase-FFT Techniques	<i>H. Shin and R. Harjani</i>	1753
A 65-nm CMOS Wideband TDD Front-End With Integrated T/R Switching via PA Re-Use	<i>X. Xiao, A. Pratt, B. Yang, A. Wang, A. M. Niknejad, E. Alon, and B. Nikolić</i>	1768
A 0.5–16.3 Gbps Multi-Standard Serial Transceiver With 219 mW/Channel in 16-nm FinFET	<i>M. Erett, J. Hudner, D. Carey, R. Casey, K. Geary, K. Hearne, P. Neto, T. Mallard, V. Sooden, M. Smyth, Y. Frans, J. Im, P. Upadhyaya, W. Zhang, W. Lin, B. Xu, and K. Chang</i>	1783
An 802.11a/b/g/n/ac WLAN Transceiver for 2×2 MIMO and Simultaneous Dual-Band Operation With +29 dBm P_{sat} Integrated Power Amplifiers	<i>S. T. Yan, L. Ye, R. Kulkarni, E. Myers, H.-C. Shih, H. Wu, S. Saberi, D. Kadia, D. Ozis, L. Zhou, E. Middleton, and J. L. Tham</i>	1798
MIMO Switched-Capacitor DC–DC Converters Using Only Parasitic Capacitances Through Scalable Parasitic Charge Redistribution	<i>N. Butzen and M. S. J. Steyaert</i>	1814
An All-Digital Fully Integrated Inductive Buck Regulator With A 250-MHz Multi-Sampled Compensator and a Lightweight Auto-Tuner in 130-nm CMOS	<i>M. Kar, A. Singh, A. Rajan, V. De, and S. Mukhopadhyay</i>	1825
Digital 2-/3-Phase Switched-Capacitor Converter With Ripple Reduction and Efficiency Improvement	<i>J. Jiang, W.-H. Ki, and Y. Lu</i>	1836

(Contents Continued on Back Cover)



An Energy-Scalable Accelerator for Blind Image Deblurring	<i>P. Raina, M. Tikekar, and A. P. Chandrakasan</i>	1849
A RISC-V Processor SoC With Integrated Power Management at Submicrosecond Timescales in 28 nm FD-SOI <i>B. Keller, M. Cochet, B. Zimmer, J. Kwak, A. Puggelli, Y. Lee, M. Blagojević, S. Bailey, P.-F. Chiu, P. Dabbelt, C. Schmidt, E. Alon, K. Asanović, and B. Nikolić</i>	1863
A Hybrid Multi-Path CMOS Magnetic Sensor With 76 ppm/°C Sensitivity Drift and Discrete-Time Ripple Reduction Loops	<i>J. Jiang and K. A. A. Makinwa</i>	1876
A 3.5–6.8-GHz Wide-Bandwidth DTC-Assisted Fractional-N All-Digital PLL With a MASH $\Delta\Sigma$ -TDC for Low In-Band Phase Noise	<i>Y. Wu, M. Shahmohammadi, Y. Chen, P. Lu, and R. B. Staszewski</i>	1885
A Differential Transmission Gate Design Flow for Minimum Energy Sub-10-pJ/Cycle ARM Cortex-M0 MCUs	<i>H. Reyserhove and W. Dehaene</i>	1904
A Compiled 9-bit 20-MS/s 3.5-fJ/conv.step SAR ADC in 28-nm FDSOI for Bluetooth Low Energy Receivers <i>C. Wulff and T. Ytterdal</i>	1915
A 0.065-mm ² 19.8-mW Single-Channel Calibration-Free 12-b 600-MS/s ADC in 28-nm UTBB FD-SOI Using FBB	<i>A. Kumar, C. Debnath, P. N. Singh, V. Bhatia, S. Chaudhary, V. Jain, S. Le Tual, and R. Malik</i>	1927
A 174.3-dB FoM VCO-Based CT $\Delta\Sigma$ Modulator With a Fully-Digital Phase Extended Quantizer and Tri-Level Resistor DAC in 130-nm CMOS	<i>S. Li, A. Mukherjee, and N. Sun</i>	1940
A 82-nW Chaotic Map True Random Number Generator Based on a Sub-Ranging SAR ADC <i>M. Kim, U. Ha, K. J. Lee, Y. Lee, and H.-J. Yoo</i>	1953
An Energy-Efficient Hybrid SAR-VCO $\Delta\Sigma$ Capacitance-to-Digital Converter in 40-nm CMOS <i>A. Sanyal and N. Sun</i>	1966
A 63-dB DR 22.5-MHz 21.5-dBm IIP3 Fourth-Order FLFB Analog Filter <i>M. De Matteis, A. Pipino, F. Resta, A. Pezzotta, S. D'Amico, and A. Baschiroto</i>	1977
