

# IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



JANUARY 2017

VOLUME 52

NUMBER 1

IJSCBC

(ISSN 0018-9200)

## SPECIAL ISSUE ON THE 2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE

Introduction to the January Special Issue on the 2016 IEEE International Solid-State Circuits Conference .....	3
..... <i>D. Sylvester, D. Marković, R. Genov, A. Kawasumi, and S. Mitra</i>	
DIGITAL CIRCUIT TECHNIQUES	
A 0.0021 mm <sup>2</sup> 1.82 mW 2.2 GHz PLL Using Time-Based Integral Control in 65 nm CMOS .....	8
..... <i>J. Zhu, R. K. Nandwana, G. Shu, A. Elkholy, S. J. Kim, and P. K. Hanumolu</i>	
A 0.5–9.5-GHz, 1.2-μs Lock-Time Fractional-N DPLL With ±1.25%UI Period Jitter in 16-nm CMOS for Dynamic Frequency and Core-Count Scaling .....	21
..... <i>F. Ahmad, G. Unruh, A. Iyer, P.-E. Su, S. Abdalla, B. Shen, M. Chambers, and I. Fujimori</i>	
A 4 × 4 × 2 Homogeneous Scalable 3D Network-on-Chip Circuit With 326 MFlit/s 0.66 pJ/b Robust and Fault Tolerant Asynchronous 3D Links .....	33
..... <i>P. Vivet, Y. Thonnart, R. Lemaire, C. Santos, E. Beigné, C. Bernard, F. Darve, D. Lattard, I. Miro-Panadès, D. Dutoit, F. Clermidy, S. Cheramy, A. Sheibanyrad, F. Pétrot, E. Flamand, J. Michailos, A. Arriordaz, L. Wang, and J. Schloeffel</i>	
Postsilicon Voltage Guard-Band Reduction in a 22 nm Graphics Execution Core Using Adaptive Voltage Scaling and Dynamic Power Gating .....	50
..... <i>M. Cho, S. T. Kim, C. Tokunaga, C. Augustine, J. P. Kulkarni, K. Ravichandran, J. W. Tschanz, M. M. Khellah, and V. De</i>	
A 200-mA Digital Low Drop-Out Regulator With Coarse-Fine Dual Loop in Mobile Application Processor .....	64
..... <i>Y.-J. Lee, W. Qu, S. Singh, D.-Y. Kim, K.-H. Kim, S.-H. Kim, J.-J. Park, and G.-H. Cho</i>	
DIGITAL ARCHITECTURES AND SYSTEMS	
A 16 nm FinFET Heterogeneous Nona-Core SoC Supporting ISO26262 ASIL B Standard .....	77
..... <i>S. Shibahara, C. Takahashi, K. Fukuoka, Y. Kitaji, T. Irita, H. Hara, Y. Shimazaki, and J. Matsushima</i>	
Bristol Ridge: A 28-nm x86 Performance-Enhanced Microprocessor Through System Power Management .....	89
..... <i>S. Sundaram, A. Grenat, S. Naffziger, T. Burd, S. Kosonocky, S. Liepe, R. Rachala, M. Rodriguez, M. Austin, and S. Sambamurthy</i>	
An Extended Shared Logarithmic Unit for Nonlinear Function Kernel Acceleration in a 65-nm CMOS Multicore Cluster .....	98
..... <i>M. Gautschi, M. Schaffner, F. K. Gürkaynak, and L. Benini</i>	
An 8K H.265/HEVC Video Decoder Chip With a New System Pipeline Design .....	113
..... <i>D. Zhou, S. Wang, H. Sun, J. Zhou, J. Zhu, Y. Zhao, J. Zhou, S. Zhang, S. Kimura, T. Yoshimura, and S. Goto</i>	
Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks .....	127
..... <i>Y.-H. Chen, T. Krishna, J. S. Emer, and V. Sze</i>	

A 502-GOPS and 0.984-mW Dual-Mode Intelligent ADAS SoC With Real-Time Semiglobal Matching and Intention Prediction for Smart Automotive Black Box System .....	<i>K. J. Lee, K. Bong, C. Kim, J. Jang, K.-R. Lee, J. Lee, G. Kim, and H.-J. Yoo</i>	139
IMAGERS, MEMS, MEDICAL AND DISPLAYS		
A 64×64-Pixels Digital Silicon Photomultiplier Direct TOF Sensor With 100-MPhotons/s/pixel Background Rejection and Imaging/Altimeter Mode With 0.14% Precision Up To 6 km for Spacecraft Navigation and Landing .....	<i>M. Perenzoni, D. Perenzoni, and D. Stoppa</i>	151
Electronic-Photonic Integrated Circuit for 3D Microimaging .....	<i>B. Behroozpour, P. A. M. Sandborn, N. Quack, T.-J. Seok, Y. Matsui, M. C. Wu, and B. E. Boser</i>	161
A ±50-mV Linear-Input-Range VCO-Based Neural-Recording Front-End With Digital Nonlinearity Correction .....	<i>W. Jiang, V. Hakhikyan, H. Chandrakumar, V. Karkare, and D. Marković</i>	173
A MEMS-Assisted Temperature Sensor With 20-μK Resolution, Conversion Rate of 200 S/s, and FOM of 0.04 pJK <sup>2</sup> .....	<i>M. Heidarpour Roshan, S. Zaliasl, K. Joo, K. Sourì, R. Palwai, L. Chen, A. Singh, S. Pamarti, N. J. Miller, J. C. Doll, C. Arft, S. Tabatabaei, C. Sechen, A. Partridge, and V. Menon</i>	185
Multipath Wide-Bandwidth CMOS Magnetic Sensors .....	<i>J. Jiang and K. A. A. Makinwa</i>	198
MEMORY		
256 Gb 3 b/Cell V-NAND Flash Memory With 48 Stacked WL Layers .....	<i>D. Kang, W. Jeong, C. Kim, D.-H. Kim, Y. S. Cho, K.-T. Kang, J. Ryu, K.-M. Kang, S. Lee, W. Kim, H. Lee, J. Yu, N. Choi, D.-S. Jang, C. A. Lee, Y.-S. Min, M.-S. Kim, A.-S. Park, J.-I. Son, I.-M. Kim, P. Kwak, B.-K. Jung, D.-S. Lee, H. Kim, J.-D. Ihm, D.-S. Byeon, J.-Y. Lee, K.-T. Park, and K.-H. Kyung</i>	210
A Resistance Drift Compensation Scheme to Reduce MLC PCM Raw BER by Over 100× for Storage Class Memory Applications .....	<i>W.-S. Khwa, M.-F. Chang, J.-Y. Wu, M.-H. Lee, T.-H. Su, K.-H. Yang, T.-F. Chen, T.-Y. Wang, H.-P. Li, M. Brightsky, S. Kim, H.-L. Lung, and C. Lam</i>	218
5.6 Mb/mm <sup>2</sup> 1R1W 8T SRAM Arrays Operating Down to 560 mV Utilizing Small-Signal Sensing With Charge Shared Bitline and Asymmetric Sense Amplifier in 14 nm FinFET CMOS Technology .....	<i>J. P. Kulkarni, J. Keane, K.-H. Koo, S. Nalam, Z. Guo, E. Karl, and K. Zhang</i>	229
A 10 nm FinFET 128 Mb SRAM With Assist Adjustment System for Power, Performance, and Area Optimization .....	<i>T. Song, W. Rim, S. Park, Y. Kim, G. Yang, H. Kim, S. Baek, J. Jung, B. Kwon, S. Cho, H. Jung, Y. Choo, and J. Choi</i>	240
A 1.2 V 20 nm 307 GB/s HBM DRAM With At-Speed Wafer-Level IO Test Scheme and Adaptive Refresh Considering Temperature Distribution ....	<i>K. Sohn, W.-J. Yun, R. Oh, C.-S. Oh, S.-Y. Seo, M.-S. Park, D.-H. Shin, W.-C. Jung, S.-H. Shin, J.-M. Ryu, H.-S. Yu, J.-H. Jung, H. Lee, S.-Y. Kang, Y.-S. Sohn, J.-H. Choi, Y.-C. Bae, S.-J. Jang, and G. Jin</i>	250
TECHNOLOGY DIRECTIONS		
Analysis and Design of a Passive Switched-Capacitor Matrix Multiplier for Approximate Computing .....	<i>E. H. Lee and S. S. Wong</i>	261
A Nonvolatile Flip-Flop-Enabled Cryptographic Wireless Authentication Tag With Per-Query Key Update and Power-Glitch Attack Countermeasures .....	<i>H.-M. Lee, C. S. Juvekar, J. Kwong, and A. P. Chandrakasan</i>	272
A Handheld High-Sensitivity Micro-NMR CMOS Platform With B-Field Stabilization for Multi-Type Biological/Chemical Assays .....	<i>K.-M. Lei, H. Heidari, P.-I. Mak, M.-K. Law, F. Maloberti, and R. P. Martins</i>	284
A 0.6-V, 0.015-mm <sup>2</sup> , Time-Based ECG Readout for Ambulatory Applications in 40-nm CMOS .....	<i>R. Mohan, S. Zaliasl, G. G. E. Gielen, C. Van Hoof, R. F. Yazicioglu, and N. Van Helleputte</i>	298
An EEG Acquisition and Biomarker-Extraction System Using Low-Noise-Amplifier and Compressive-Sensing Circuits Based on Flexible, Thin-Film Electronics .....	<i>T. Moy, L. Huang, W. Rieutort-Louis, C. Wu, P. Cuff, S. Wagner, J. C. Sturm, and N. Verma</i>	309