

IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



AUGUST 2017

VOLUME 52

NUMBER 8

IJSCBC

(ISSN 0018-9200)

REGULAR PAPERS

Frequency Reconfigurable mm-Wave Power Amplifier With Active Impedance Synthesis in an Asymmetrical Non-Isolated Combiner: Analysis and Design	<i>C. R. Chappidi and K. Sengupta</i>	1990
Design and Analysis of an 8 mW, 1 GHz Span, Passive Spectrum Scanner With $>+31$ dBm Out-of-Band IIP3 Using Periodically Time-Varying Circuit Components	<i>N. Sinha, M. Rachid, S. Pavan, and S. Pamarti</i>	2009
Current-Mode Full-Duplex Transceiver for Lossy On-Chip Global Interconnects	<i>N. Wary and P. Mandal</i>	2026
Analysis and Design of Integrated Active Cancellation Transceiver for Frequency Division Duplex Systems	<i>L. Calderin, S. Ramakrishnan, A. Puglielli, E. Alon, B. Nikolić, and A. M. Niknejad</i>	2038
A 0.038-mm ² SAW-Less Multiband Transceiver Using an N-Path SC Gain Loop	<i>G. Qi, P.-I. Mak, and R. P. Martins</i>	2055
On the Design of Wideband Transformer-Based Fourth Order Matching Networks for E-Band Receivers in 28-nm CMOS	<i>M. Vigilante and P. Reynaert</i>	2071
Distributed Injection-Locked Frequency Dividers	<i>A. Imani and H. Hashemi</i>	2083
A 190-GHz VCO With 20.7% Tuning Range Employing an Active Mode Switching Block in a 130 nm SiGe BiCMOS	<i>R. Kananizadeh and O. Momeni</i>	2094
On-Chip Two-Tone Synthesizer Based on a Mixing-FIR Architecture	<i>C. Shi and E. Sánchez-Sinencio</i>	2105
A 2.4-GHz 6.4-mW Fractional-N Inductorless RF Synthesizer	<i>L. Kong and B. Razavi</i>	2117
A Spur-and-Phase-Noise-Filtering Technique for Inductor-Less Fractional-N Injection-Locked PLLs	<i>A. Li, Y. Chao, X. Chen, L. Wu, and H. C. Luong</i>	2128
A Mostly Digital VCO-Based CT-SDM With Third-Order Noise Shaping	<i>A. Babaie-Fishani and P. Rombouts</i>	2141
A Fully Passive Compressive Sensing SAR ADC for Low-Power Wireless Sensors	<i>W. Guo, Y. Kim, A. H. Tewfik, and N. Sun</i>	2154
A 25 GS/s 6b TI Two-Stage Multi-Bit Search ADC With Soft-Decision Selection Algorithm in 65 nm CMOS	<i>S. Cai, E. Zhian Tabasy, A. Shafik, S. Kiran, S. Hoyos, and S. Palermo</i>	2168
A 2-GHz Bandwidth, 0.25–1.7 ns True-Time-Delay Element Using a Variable-Order All-Pass Filter Architecture in 0.13 μ m CMOS	<i>I. Mondal and N. Krishnapura</i>	2180
A ReRAM-Based Nonvolatile Flip-Flop With Self-Write-Termination Scheme for Frequent-OFF Fast-Wake-Up Nonvolatile Processors	<i>A. Lee, C.-P. Lo, C.-C. Lin, W.-H. Chen, K.-H. Hsu, Z. Wang, F. Su, Z. Yuan, Q. Wei, Y.-C. King, C.-J. Lin, H. Lee, P. K. Amiri, K.-L. Wang, Y. Wang, H. Yang, Y. Liu, and M.-F. Chang</i>	2194
A Voltage Multiplier With Adaptive Threshold Voltage Compensation	<i>Y.-S. Luo and S.-I. Liu</i>	2208
A 140-mV Variation-Tolerant Deep Sub-Threshold SRAM in 65-nm CMOS	<i>K. Sarfraz, J. He, and M. Chan</i>	2215
