IEEE JOURNAL OF

SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



NOVEMBER 2017

VOLUME 52

NUMBER 11

IJSCBC

(ISSN 0018-9200)

SPECIAL BIO-SECTION OF THE 2017 INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE

| Introduction to the Special Bio-Section of the 2017 International Solid-State Circuits Conference (ISSCC) P. Cong | 2791 |
|---|-------|
| SPECIAL SECTION PAPERS | |
| Rail-to-Rail-Input Dual-Radio 64-Channel Closed-Loop Neurostimulator | |
| H. Kassiri, M. T. Salam, M. R. Pazhouhandeh, N. Soltani, J. L. Perez Velazquez, P. Carlen, and R. Genov | 2793 |
| An 80-mV _{pp} Linear-Input Range, 1.6-GΩ Input Impedance, Low-Power Chopper Amplifier for Closed-Loop Neural | |
| Recording That Is Tolerant to 650-mV _{pp} Common-Mode Interference H. Chandrakumar and D. Marković | 2811 |
| A 1.4-m Ω-Sensitivity 94-dB Dynamic-Range Electrical Impedance Tomography SoC and 48-Channel Hub-SoC for | |
| 3-D Lung Ventilation Monitoring System | |
| M. Kim, J. Jang, H. Kim, J. Lee, J. Lee, J. Lee, KR. Lee, K. Kim, Y. Lee, K. J. Lee, and HJ. Yoo | 2829 |
| A Pixel Pitch-Matched Ultrasound Receiver for 3-D Photoacoustic Imaging With Integrated Delta-Sigma Beamformer | |
| in 28-nm UTBB FD-SOI | 20.42 |
| | 2843 |
| A Fully Integrated CMOS Fluorescence Biochip for DNA and RNA Testing | |
| N. Wood, S. Bolouki, P. Naraghi-Arani, K. A. Johnson, R. G. Kuimelis, G. Schoolnik, and A. Hassibi | 2857 |
| | |
| REGULAR PAPERS | |
| 64-QAM 60-GHz CMOS Transceivers for IEEE 802.11ad/ay | |
| S. Kawai, Y. Seo, S. Sato, K. Kimura, S. Kondo, T. Ueno, N. Fajri, S. Maki, N. Nagashima, Y. Takeuchi, T. Yamaguchi, | 2071 |
| A. Musa, K. K. Tokgoz, T. Siriburanon, B. Liu, Y. Wang, J. Pang, N. Li, M. Miyahara, K. Okada, and A. Matsuzawa | 2871 |
| A 54.4–90 GHz Low-Noise Amplifier in 65-nm CMOS | 2892 |
| | 2905 |
| A 312-GHz CMOS Injection-Locked Radiator With Chip-and-Package Distributed Antenna | 2703 |
| L. Wu, S. Liao, and Q. Xue | 2920 |
| A 2.4-GHz 1.5-mW Digital Multiplying Delay-Locked Loop Using Pulsewidth Comparator and Double Injection | |
| Technique | 2934 |
| A Sierpinski Space-Filling Clock Tree Using Multiply-by-3 Fractal-Coupled Ring Oscillators | |
| YW. Lin and S. S. H. Hsu | 2947 |
| A 40-Gb/s Quarter-Rate SerDes Transmitter and Receiver Chipset in 65-nm CMOS | |
| X. Zheng, C. Zhang, F. Lv, F. Zhao, S. Yuan, S. Yue, Z. Wang, F. Li, Z. Wang, and H. Jiang | 2963 |

(Contents Continued on Back Cover)



| A 7.1-fJ/Conversion-Step 88-dB SFDR SAR ADC With Energy-Free "Swap To Reset" | |
|---|----------------|
| M. Liu, A. H. M. van Roermund, and P. Harpe | 2979 |
| A 0.8-1.2 V 10-50 MS/s 13-bit Subranging Pipelined-SAR ADC Using a Temperature-Insensitive Time-Based | |
| Amplifier | 2991 |
| A Low-Power CMOS Crystal Oscillator Using a Stacked-Amplifier Architecture | |
| | a 3006 |
| A Precision Capacitance-to-Digital Converter With 16.7-bit ENOB and 7.5-ppm/°C Thermal Drift | |
| | 3018 |
| A Noise-Efficient 36 nV/√Hz Chopper Amplifier Using an Inverter-Based 0.2-V Supply Input Stage | |
| F. M. Yaul and A. P. Chandrakasan | 3032 |
| A 144-MHz Fully Integrated Resonant Regulating Rectifier With Hybrid Pulse Modulation for mm-Sized | |
| Implants | <i>hs</i> 3043 |
| Self-Regulated Reconfigurable Voltage/Current-Mode Inductive Power Management | |
| H. Sadeghi Gougheri and M. Kiani | 3056 |
| A Fully Integrated Digital Low-Dropout Regulator Based on Event-Driven Explicit Time-Coding Architecture | |
| | 3071 |
| A 6 A, 93% Peak Efficiency, 4-Phase Digitally Synchronized Hysteretic Buck Converter With $\pm 1.5\%$ Frequency and | |
| ±3.6% Current-Sharing Error M. Sun, Z. Yang, K. Joshi, D. Mandal, P. Adell, and B. Bakkaloglu | 3081 |
| A Thin-Film, a-IGZO, 128b SRAM and LPROM Matrix With Integrated Periphery on Flexible Foil | |
| F. De Roose, K. Myny, M. Ameys, JL. P. J. van der Steen, J. Maas, J. de Riet, J. Genoe, and W. Dehaene | 3095 |
| PATENT ABSTRACTS | 3104 |