

# A 9-bit 215 MS/s Folding-Flash Time-to-Digital Converter Based on Redundant Remainder Number System in 45-nm CMOS

Bo Wu<sup>ID</sup>, *Member, IEEE*, Shuang Zhu<sup>ID</sup>, *Member, IEEE*, Yuan Zhou, *Member, IEEE*,  
and Yun Chiu, *Senior Member, IEEE*

**Abstract**—The first folding-flash time-to-digital converter (TDC) based on the remainder number system (RNS) is reported. In this paper, fine quantization of an input time interval is performed directly with dual free-running ring oscillators without additional circuitry to record the coarse bits. The RNS architecture reduces hardware complexity significantly without speed impairment relative to the full flash counterpart employing delay chains. As a proof-of-concept design, 490 quantization levels using only 84 delay stages achieve a sample rate of 215 MS/s and an LSB size of 9.4 ps. Without trimming or calibration, the measured differential nonlinearity and integral nonlinearity of the RNS TDC prototype are  $+0.53/-0.57$  and  $+1.1/-1.1$  LSBs, respectively.

**Index Terms**—Folding-flash, remainder number redundancy (RNR), remainder number system (RNS), remainder redundancy (RR), time-to-digital converter (TDC).

## I. INTRODUCTION

**T**IME-TO-DIGITAL converters (TDCs) are widely used in many applications where precision time interval measurements are needed, e.g., in time-of-flight measurements. In TDC design, it is widely known that the flash architecture based on delay lines provides the highest conversion speed at the cost of circuit complexity [1], [2]. Fig. 1 shows the circuit diagram of a typical flash TDC. One problem associated with the flash architecture is complexity, which is exponentially dependent on the number of bits—for example, in a conventional  $n$ -bit delay-chain TDC  $2^n - 1$  delay elements and  $2^n - 1$  D-flip-flops (DFFs) are required, leading to high power and chip area consumptions. The LSB size of a delay-chain TDC is usually set by the propagation delay of a unit delay element (often one or two inverters), which is fundamentally limited by the process technology in which the TDC is implemented. Therefore, it is difficult to achieve high conversion linearity as it is hard to maintain good matching




Fig. 1. Diagram of the conventional flash TDC.




Fig. 2. Diagram of the folding TDC.

among many delay cells and DFFs. The Vernier TDC can achieve sub-inverter-delay LSB size [3]–[8]. The 2-D Vernier TDC further reduces the number of stages to be proportional to the square root of the conversion range [7]. However, they are at the cost of extra conversion time and latency that limits their utilization in higher conversion rate applications (e.g.,  $>200$  MS/s). The drawbacks of the flash architecture motivate the development of the pipelined TDCs [9], [10]. Although with pipeline, a small LSB size and hence a high resolution can be achieved; the necessity of time residue amplification dictates a higher architectural complexity, thus limiting the conversion throughput and efficiency.

To reduce the number of delay elements of the flash architecture, ring oscillator (RO) plus counter [11] have been exploited as a folded delay chain for time quantization, which is similar to the folding operation in a folding analog-to-digital converter [12], but providing more linear characteristics. As shown in Fig. 2, delay cells are connected in a loop with an input multiplexer. This loop forms the fine quantizer, while a counter is employed as the coarse quantizer. The total conversion range is the summation of the fine and

Manuscript received July 2, 2017; revised October 17, 2017; accepted December 6, 2017. Date of publication January 3, 2018; date of current version February 21, 2018. This paper was approved by Associate Editor Ken Suyama. (Corresponding author: Bo Wu.)

B. Wu was with the Texas Analog Center of Excellence, The University of Texas at Dallas, Richardson, TX 75080 USA. He is now with Broadcom Ltd., San Jose, CA 95134 USA (e-mail: b.wu@broadcom.com).

S. Zhu is with Qualcomm Technologies, San Diego, CA 92121 USA.

Y. Zhou is with Broadcom Ltd, Irvine, CA 92617 USA.

Y. Chiu is with University of Texas at Dallas, Richardson, TX 75080 USA. Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JSSC.2017.2782766

coarse resolutions. The resolution of the plain RO is normally limited by the propagation delay of delay cells, but can be increased by utilizing interpolation [13]–[16] or gated RO-based oversampling architecture with noise shaping [17], [18]. Albeit efficient, there are two problems encountered in a folding RO-based TDC. First, the input multiplexer and the counter load the loop at one node (but usually not at the same node), which leads to non-uniform stage delays within the loop (and thus nonlinearity), necessitating dummy-load insertion for all other RO stages. Second, the coarse counter and the fine quantizer may suffer from a synchronization issue, and additional bit alignment logic is needed to alleviate this problem as discussed in [19] and utilized in recent voltage-controlled oscillator-based converters [11], [20].

To eliminate the drawbacks above without degrading the performance, in this paper, a novel TDC architecture based on the remainder number system (RNS) is presented [21]. In RNS, a positive integer  $X$  is represented by its  $L$  remainders  $\{r_1, r_2, \dots, r_L\}$ , obtained by dividing  $X$  by  $L$  positive integers  $\{\Gamma_1, \Gamma_2, \dots, \Gamma_L\}$ , i.e.,  $\{r_i\} = X \bmod \{\Gamma_i\}$ . When  $X$  is smaller than the least common multiple of  $\{\Gamma_i\}$  and all the moduli  $\{\Gamma_i\}$  are co-prime, such a representation is unique. In addition, compared with the binary arithmetic, the RNS arithmetic is carry free and can achieve very high processing speed for addition, subtraction, and multiplication operations. A direct benefit of the RNS conversion is the great reduction of the flash architectural complexity. For example, ideally, a converter based on the modulus set  $\{5, 7, 9\}$  can realize  $5 \times 7 \times 9 = 315$  quantization levels, i.e., more than 8 bits, with only  $5 + 7 + 9 = 21$  arbiters. Moreover, since no coarse counter is needed in an RNS TDC, the conversion speed is similar to that of the full flash type.

Last, while RNS has been used in numerous applications such as cryptography, channel coding, signal processing, and radar system, it is known to be sensitive to remainder errors [22]. To mitigate this problem, architectural redundancy will be introduced and realized in this prototype work.

This paper is organized as follows. First, an overview of RNS is given. Then the basic of RNS TDC is covered in Section II, followed by the introduction of the redundant RNS conversion architecture and design concerns on the analog impairments of RNS TDC in Section III. In Section IV, a prototype implemented in a 45-nm CMOS process, reporting an 8.94-bit 9.4-ps resolution and a 215 MS/s conversion speed, is presented. Last, the measurement results are summarized and the non-idealities are discussed in Section V, and a conclusion is drawn in Section VI.

## II. RNS TDC ARCHITECTURE

### A. RNS Quantization Principle

The principle of RNS quantization is explained in Fig. 3. Suppose we have two integers,  $\Gamma_1$  and  $\Gamma_2$ , that are co-prime and a floating-point input  $X$ . When  $X$  is divided by  $\Gamma_1$  and  $\Gamma_2$ , it produces two quotients and two remainders,  $q_1, q_2$ , and  $r_1, r_2$ . In RNS, the quotients are discarded, whereas the integer parts of the remainders  $r_1$  and  $r_2$  are retained to represent the original input  $X$ . For a general  $L$ -remainder system,




Fig. 3. Principle of the remainder number system.

we have

$$\begin{cases} Y = q_1 \Gamma_1 + r_1 \\ Y = q_2 \Gamma_2 + r_2 \\ \vdots \\ Y = q_L \Gamma_L + r_L \end{cases} \quad (1)$$

where  $Y$  denotes the quantization outcome of  $X$ . To obtain a decimal representation of  $Y$  from the  $L$  remainders, two RNS decoding algorithms can be used: the Chinese remainder theorem (CRT) and the mixed radix conversion (MRC) [22]. In this paper, CRT is employed because its computation can be parallelized, while MRC is a sequential process [23]. For an  $L$ -remainder system, when CRT is employed as the RNS decoder, the final conversion outcome  $Y$  can be expressed as

$$Y = \sum_{i=1}^L \overline{\Gamma_i} \frac{\Gamma}{\Gamma_i} r_i + k \cdot \Gamma, \quad k \in \mathbb{Z}, \quad (2)$$

where the least common multiple  $\Gamma = \Gamma_1 \Gamma_2 \dots \Gamma_L$ ,  $k$  represents one arbitrary element of the integer set  $\mathbb{Z}$ . As for the variable  $\overline{\Gamma_i}$ , if we substitute  $Y$  to (1), we can observe that for each divider  $\Gamma_i$ , the term  $\overline{\Gamma_i} \Gamma r_i / \Gamma_i$  must contribute the remainder  $r_i$ , because other terms in (2) are all divisible by  $\Gamma_i$ . This actually indicates  $(\overline{\Gamma_i} \Gamma r_i / \Gamma_i) \bmod \Gamma_i = r_i$ , which can be obtained by solving

$$(\overline{\Gamma_i} \cdot \Gamma / \Gamma_i) \bmod \Gamma_i = 1. \quad (3)$$

In CRT,  $\overline{\Gamma_i}$  is named the modular multiplicative inverse of  $\Gamma / \Gamma_i$ . For instance, let us choose two moduli  $\Gamma_1 = 5$  and  $\Gamma_2 = 7$ , and an input  $X$  of 16.3; 16.3 divided by 5 produces a quotient 3 and a remainder 1.3. We retain the integer part of the remainder and record it as 1. In the same way, 16.3 divided by the second modulus 7 generates a remainder recorded as 2. Now the two remainders  $r_1 = 1$  and  $r_2 = 2$  jointly represent the quantization of the original input  $X$ . In this case,  $\Gamma = 5 \times 7 = 35$ , and the modular multiplicative inverses are given as

$$\begin{aligned} (\overline{\Gamma_1} \times 7) \bmod 5 &= 1, \\ (\overline{\Gamma_2} \times 5) \bmod 7 &= 1. \end{aligned} \quad (4)$$

So, we obtain  $\overline{\Gamma_1} = 3$  and  $\overline{\Gamma_2} = 3$  by inspection. Now substitute the results into (2) and the final result of  $Y$  is given by

$$\begin{aligned} Y &= 3 \times 7 \times r_1 + 3 \times 5 \times r_2 + 35k \\ &= 21r_1 + 15r_2 + 35k \\ &= 51 + 35k, \quad k \in \mathbb{Z}. \end{aligned} \quad (5)$$




Fig. 4. Time-domain RO-based remainder generator.




Fig. 5. Analog impairments in RO-based remainder generator.


It is noted that the full-scale input range for this modulus set is  $5 \times 7 = 35$ ; so,  $Y = 16$  is obtained for  $k = -1$ .

### B. Time-Domain Remainder Generator

As analyzed before, an essential component of a TDC operating in the RNS domain is the remainder generator. Fortunately, RO is a natural remainder generator. In Fig. 4, a three-stage RO is given as an example. If we use the START and STOP signals to record the phase status within the RO, the remainder can be produced by simply differencing the recorded RO phases, i.e.,  $r = (\Phi_{\text{STOP}} - \Phi_{\text{START}}) \bmod 6$ . The RO runs continuously for a continuous digitization of the incoming time intervals. The architecture, therefore, supports an equal run speed as the flash delay-chain structure, except the double sampling that results in 3 dB more quantization noise [19]. The RO internal phase cycles and one remainder production example are illustrated in Fig. 4. The cyclic thermometer codes represent the remainder of the input divided by 6 (i.e., the modulus of a  $k$ -stage RO is  $2k$ , essentially leading to 50% savings on hardware).

### C. Analog Impairments

An inverter-based RO is chosen in this paper due to its simplicity. For a CMOS inverter, the timing error generated by device mismatch is much higher than that generated by thermal noise [24], so we focus on the analog impairments caused by the mismatch. There are mainly three types of mismatch errors in an RO-based TDC—the mismatch within the delay stages, the mismatch within the DFFs, and the propagation delay in the START/STOP distribution networks. Unfortunately, the plain RNS encoding is known to be vulnerable to the remainder errors, and thus to the mismatch errors identified above. The analog impairments will lead to

Fig. 6. (a) Non-ideal RNS system with remainder errors. (b) Reconstructed output versus input for  $|\Delta r_i| \leq 2$  LSBs.

conversion linearity errors as the red curve shown in Fig. 5. For example, if 1-LSB error is introduced to the remainders,  $\Delta r_1 = 1$  and  $\Delta r_2 = -1$ , then (5) is revised to

$$\begin{aligned} Y &= 21(r_1 + \Delta r_1) + 15(r_2 + \Delta r_2) + 35k \\ &= 21r_1 + 15r_2 + 35k + 21\Delta r_1 + 15\Delta r_2 \\ &= 57 + 35k, \quad k \in \mathbb{Z}. \end{aligned} \quad (6)$$

The output  $Y$  is determined to be 22 for  $k = -1$ . In this case, the quantization error is 6 LSBs out of a full-scale range of 35 ( $= 5 \times 7$ ) LSBs. This example reveals that the plain RNS architecture is sensitive to the remainder errors, and need to be remedied as errors are inevitable when signals are processed in analog forms.

To further explore the error sensitivity of the RNS architecture, behavioral simulation is conducted. Fig. 6(a) shows that a set of remainder errors  $\{\Delta r_i\}$  is added to the reminders. In Fig. 6(b), the quantization output  $Y$  is plotted against the input  $X$  for a remainder error of  $|\Delta r_i| \leq 2$  LSBs. Results indicate that the errors can be large and are clustered in parallel bands separated vertically from each other. We categorize the RNS errors into two types: 1) the center distance from each error band to the primary band ( $Y = X$ ). We term this the “alias” error or  $\varepsilon_{\text{alias}}$  and 2) the local errors within each error band. We term this the “local” error or  $\varepsilon_{\text{local}}$ . The width of each error band is on the order of  $\varepsilon_{\text{local}}$ . The local errors are the typical integral nonlinearity (INL) and differential nonlinearity (DNL) errors we often encounter in data converters; whereas, the alias error is unique to the RNS architecture. Fig. 6 shows that for the same input  $X$  with varying magnitude of the remainder errors, the output  $Y$  can potentially deviate from its ideal value significantly, dependent on the exact magnitude of  $\{\Delta r_i\}$ . The alias error must be eliminated in a systematic way; otherwise, the RNS architecture is not practical.

## III. REDUNDANT RNS TDC ARCHITECTURE

### A. Redundant RNS Quantization Principle

Redundancy has been introduced to RNS to deal with remainder errors during digital transmission (or bit errors). The first method is called the remainder number redundancy (RNR) [25], as shown in Fig. 7(a), and the second is the remainder redundancy (RR) [26], as shown in Fig. 7(b). For RNR, an additional modulus is introduced. Since, the RNR




Fig. 7. Redundant RNS. (a) RNR: the moduli are  $\{\Gamma_1, \Gamma_2, \Gamma_3\}$ . (b) RR: the moduli are  $\{M\Gamma_1, M\Gamma_2\}$ .

method requires a part of the remainders to be completely error free, it is not suitable for an analog implementation, in which all remainders may contain errors. In contrast, the RR method introduces a common multiplier  $M > 1$  to all moduli for error tolerance. [Here we recall that in the plain RNS encoding, the moduli are co-prime to each other and their greatest common divisor  $M$  is 1.] Therefore, in this paper, we chose the RR method. When RR is employed, we have

$$\begin{cases} Y = q_1 \Gamma_1 M + \hat{r}_1 \\ Y = q_2 \Gamma_2 M + \hat{r}_2 \\ \vdots \\ Y = q_L \Gamma_L M + \hat{r}_L \end{cases} \quad (7)$$

where  $1 \leq i \leq L$ . Wang and Xia [26] have theoretically proved that when an adequate  $M$  is chosen, the solution of  $q_i$  is robust to remainder errors. The detailed algorithm proposed in [26] is summarized in the Appendix. The conclusion is quoted here—for RR RNS, if the first modulus is chosen as the reference,<sup>1</sup>  $q_1$  can be recovered if and only if

$$\frac{M}{2} > |\Delta r_i - \Delta r_1|, \quad \text{for } 2 \leq i \leq L. \quad (8)$$

In practice, the worst case of (8) can be met by a more conservative criterion

$$\frac{M}{4} > \max |\Delta r_i|, \quad \text{for } 1 \leq i \leq L. \quad (9)$$

Then we can substitute the recovered (error-free)  $q_1$  into (7), and the final residual error is from the remainder itself

$$|Y - X| \leq \max |\Delta r_i|, \quad \text{for } 1 \leq i \leq L. \quad (10)$$

With RR, the RR-RNS converter provides similar speed performance as the flash converter. The characteristics of the plain and RR RNS are summarized in Table I. We note that in RR RNS, the full-scale input range is also enlarged by the same redundancy factor  $M$ . For example, (9) indicates that  $M$  needs to be larger than 8 for  $|\Delta r_i| \leq 2\text{LSBs}$ . Fig. 8(a) and (b) show the simulation results for  $M = 8$  and 10, respectively. In the latter case,  $\epsilon_{\text{alias}}$  disappears completely as expected.

<sup>1</sup>For an  $L$ -modulus system, we can obtain  $L$  different quotients, one for each remainder. Therefore, there are  $L$  ways to recover  $Y$  from the remainder set. Averaging can be performed over the set of recovered  $Y$ 's for SNR improvement, assuming that the remainder errors are uncorrelated. This will be examined more in Section IV.

TABLE I  
RNS METHOD COMPARISON

	Conventional RNS	RR RNS
Moduli	$\{\Gamma_1, \Gamma_2, \dots, \Gamma_L\}$	$\{M\Gamma_1, M\Gamma_2, \dots, M\Gamma_L\}$
Full-Scale Range	$FS = \prod_{i=1}^L \Gamma_i$	$FS = M \prod_{i=1}^L \Gamma_i$
Remainder Error Bound	$0 \leq \Delta r_i < 1, 1 \leq i \leq L$	$ \Delta r_i - \Delta r_j  < M/2, 2 \leq i \leq L$
Reconstruction Method	$Y = q_i \Gamma_i + r_i + \Delta r_i, 1 \leq i \leq L$	$Y = M q_i \Gamma_i + r_i + \Delta r_i, 1 \leq i \leq L$
Robustness	Not robust for $ \Delta r_i  \geq 1$	Robust $ Y - X  \leq \max  \Delta r_i , 1 \leq i \leq L$




Fig. 8. Reconstructed output versus input of RR RNS for  $|\Delta r_i| \leq 2\text{LSBs}$ . (a) Moduli =  $\{5M, 7M\} = \{40, 56\}$ ,  $M = 8$ . (b) Moduli =  $\{5M, 7M\} = \{50, 70\}$ ,  $M = 10$ .

Now the redundant modulus set and the remainders become  $\{M\Gamma_1 = 50, M\Gamma_2 = 70\}$  and  $\{r_1 = 16, r_2 = 16\}$ , respectively. If the same remainder errors are introduced, i.e.,  $\Delta r_1 = 1$  and  $\Delta r_2 = -1$ , we have  $\{\hat{r}_1 = 17, \hat{r}_2 = 15\}$ . For the dual moduli system, if the modulus 50 is chosen as the primary (i.e., to recover  $q_1$  instead of  $q_2$ ), according to the Appendix, we can obtain an output  $Y$  of 17; if the modulus 70 is chosen instead,  $Y$  is determined to be 15. So, in either case, the conversion error is 1 LSB out of a full range of 350 ( $= 5 \times 7 \times 10$ ) LSBs, i.e., significantly more accurate than the case without redundancy.

When the moduli are set, most of the parameters in the CRT algorithm can be calculated in advance to minimize the computational effort in decoding. It should be emphasized that the end results can be directly processed in RNS without going back and forth between the RNS and binary domains. Compared with the binary arithmetic, the major advantage of RNS is the absence of carry propagation for addition and multiplication [22], which are potentially suitable for high-speed applications. In this paper, we only use the CRT algorithm for performance evaluation of the RR-RNS converter.

### B. Dual-RO RR-RNS TDC

To demonstrate the RNS TDC concept, the dual-RO RR-RNS TDC is proposed as shown in Fig. 9. Two remainders are directly obtained from two free-running ROs without any counter or other supporting circuitry. The stage numbers of the two ROs are chosen to be approximately the same to minimize the total number of RO stages.

For the dual-RO RR-RNS TDC, the analog impairments shown in Section III-C can be further modeled as a periodic






Fig. 9. Dual-RO RR-RNS TDC architecture.




Fig. 10. (a) Intra-RO versus (b) inter-RO mismatch errors.

code-dependent offset—it is periodic because of the folding nature of the RO. As illustrated in Fig. 10(a), the code-dependent offsets within each RO lead to individual DNL and INL errors, called the “intra-RO” mismatch. Meanwhile, the mismatch of the average stage delay between the ROs will introduce systematic gain errors between the remainders, which is termed the “inter-RO” mismatch, as illustrated in Fig. 10(b). For example, in practice, the ideal RNS modulus set  $\{\Gamma_1 = 5, \Gamma_2 = 7\}$  may become  $\{\hat{\Gamma}_1 = 5.1, \hat{\Gamma}_2 = 7.2\}$ . To model the inter-RO mismatch in this dual-RO architecture, we can introduce two variables  $\alpha$  and  $\beta$ , defined as



$$\begin{cases} \hat{\Gamma}_1 = \alpha(1 + \beta/2)\Gamma_1 \\ \hat{\Gamma}_2 = \alpha(1 - \beta/2)\Gamma_2 \end{cases} \quad (11)$$

where  $\alpha$  denotes the global gain error factor and  $\beta$  is the relative gain error factor. We note that the common factor  $\alpha$  only introduces a small variation to the LSB size. Now substitute (11) into (7), the output  $Y$  is determined as

$$\begin{aligned} Y &= q_i(1 \pm \beta/2)\Gamma_i M + r_i + \Delta r_i \\ &= (q_i\Gamma_i M + r_i) + (\Delta r_i \pm \beta M q_i \Gamma_i / 2). \end{aligned} \quad (12)$$

Equation (12) shows that the existence of the inter-RO mismatch exacerbates the total mismatch problem and dictates additional redundancy. For example, if  $\beta$  is non-zero,  $\epsilon_{\text{alias}}$  may reappear as the simulation result shown in Fig. 11(a). To mitigate this problem, the minimum value of the redundancy factor  $M$  should be increased when both intra-RO and inter-RO mismatches exist, that is

$$\frac{M}{4} > |\Delta r_i| + |\beta M q_i \Gamma_i / 2|. \quad (13)$$

Fig. 11. Reconstructed output versus input of RR-RNS TDC for  $|\Delta r_i| \leq 2$  LSBs. (a) Moduli =  $\{50, 70\}$ ,  $M = 10$  with  $\beta = 0.6\%$ . (b) Moduli =  $\{70, 98\}$ ,  $M = 14$  with  $\beta = 0.6\%$ .Fig. 12. Minimum requirement of  $M$  Factor with inter-RO gain mismatch  $\beta$ .

In this dual-RO topology, the term  $M q_i \Gamma_i$  should be smaller than the full-scale range  $M \Gamma_1 \Gamma_2$ , as shown in Fig. 12. Then the conservative bound for  $M$  is revised to

$$\frac{M}{4} > |\Delta r_i| + |\beta M \Gamma_1 \Gamma_2 / 2|. \quad (14)$$

The extra term in (14) equals the product of the full-scale range and the gain error. This expression can be rewritten as

$$M > 4|\Delta r_i| \times \frac{1}{1 - 2|\Gamma_1 \Gamma_2 \beta|} \text{ for } 1 - 2|\Gamma_1 \Gamma_2 \beta| > 0. \quad (15)$$

If necessary, extra care such as phase locking can be applied to minimize the inter-RO mismatch [13]. As shown in (15), in this design,  $M$  is chosen to be 14 in order to cover a maximum of  $\pm 2$  LSB remainder error and an assumed gain error  $\beta$  of 0.6% based on the Monte Carlo simulation. These results are verified by behavioral simulation as shown in Fig. 11(b). It is notable that for an  $L$ -remainder RR RNS with a full-scale range  $FS$ , when an adequate  $M$  is chosen, the sum of the moduli is minimized when all the moduli are approximately equal to  $(FS/M)^{1/L}$ .

#### IV. PROTOTYPE CIRCUIT IMPLEMENTATION

##### A. Overall Architecture

As analyzed previously, considering the intra- and inter-RO mismatches, the dual-RO RR-RNS TDC is proposed in this prototype work with  $\{\Gamma_1 = 5, \Gamma_2 = 7\}$  and  $M = 14$ . So, its redundant modulus set is  $\{M\Gamma_1 = 70, M\Gamma_2 = 98\}$ . The values of  $\Gamma_1$  and  $\Gamma_2$  are chosen to be approximately equal to cover the full conversion range with minimum hardware. To achieve the RR, several techniques can be utilized, such as adding inverter stages, inserting local passive interpolation networks [14], [15]




Fig. 13. (a) Architecture of the prototype dual-RO RR-RNS TDC. (b) On-chip readout functions.




Fig. 14. Split-RO architecture.

or skewed set-reset latches [16], or employing time amplifiers [27]. In this proof-of-concept work, the redundant modulus set of  $\{70, 98\}$  is realized by a 35-stage RO and a 49-stage RO for simplicity. We note that the modulus of a  $k$ -stage RO is  $2k$ , which means an RO has a built-in redundancy factor of 2 compared to the delay-chain structure [21]. Therefore, 490 ( $= 5 \times 7 \times 14$ ) quantization levels are achieved with only 84 ( $= 5 \times 14/2 + 7 \times 14/2$ ) delay stages. The prototype RR-RNS TDC is shown in Fig. 13(a).

### B. Dual-RO Remainder Generator

The TDC core consists of two RO-based remainder generators. Fig. 13(b) illustrates the detail of the RO consisting of 35 stages, in which  $Rx < 0:34 >$  denotes the 35 outputs of the RO. A total of 70 cyclic thermometer codes are resolved, denoted as  $\Phi < 0:69 >$ . To avoid cluttering in the layout, each RO is split into two identical halves loaded by the START and STOP DFFs, respectively, as shown in Fig. 14. This arrangement also separates the START and the STOP signals physically to minimize crosstalk. The START and STOP signals are both distributed via an H-tree. To synchronize the two otherwise independent half ROs, their corresponding




Fig. 15. Simplified schematic of the negatively skewed RO.

internal nodes are shorted through metal lines of minimum width, which helps cut down the parasitic capacitance of these connections while providing an equivalent resistance of  $\sim 200 \Omega$  to limit any transient short circuit current between the two half inverters. To minimize the RO stage delay and to improve the TDC conversion speed, the RO topology incorporating a negatively skewed delay scheme [28] is adopted as shown in Fig. 15. The RO is based on a chain of inverters, with the NMOS and PMOS transistors in each stage driven by different nodes—the PMOS input is two stages leading that of the NMOS. Simulation results show that this scheme yields a smaller stage delay at the cost of double power consumption compared with the conventional inverter-based RO.

### C. Readout Logics

The on-chip readout circuits are composed of the DFFs, boundary detectors, and ROM encoders. The DFF is realized by a symmetrical sense-amplifier-based arbiter [29]. The on-chip part also includes “01” boundary detectors and ROM encoders to help convert the cyclic thermometer codes from the DFFs, i.e.,  $R1_{start} < 0:34 >$ ,  $R1_{stop} < 0:34 >$ ,  $R2_{start} < 0:48 >$ , and  $R2_{stop} < 0:48 >$ , to the binary format for data readout. The boundary detector is realized by a three-input AND gate to detect the “110” pattern for the even codes and “001” for the odd codes. The three-input AND gate helps reject bubble errors in the thermometer code, similar to that often deployed in voltage-domain flash converters. It is worth pointing out that among the aforementioned  $\pm 2$  LSB remainder error, the worst case using a full-scale input shows that the cumulative RMS noise from the ROs is 0.13 LSBs in simulation, and the cumulative random mismatch from the delay cells plus arbiters is 0.08 LSBs. The remaining error budget is reserved for other non-idealities (e.g., gradient effect error, input clock jitter, and quantization noise), which will be discussed in Section V.

### D. Split-TDC RNS Decoding

Since the dual ROs are free running, the recordings of the START and STOP events are asynchronous—the START and STOP events can begin at any RO stage and finish at another. Therefore, from sample to sample, an inherent DEM function is obtained, which helps improve the DNL performance of the TDC. However, the double sampling also doubles the quantization noise power, thus resulting in a 3-dB SNR penalty compared to the conventional flash TDC. We argued before that the dual-remainder structure can potentially gain 3 dB in SNR due to averaging. (A diagram of this is illustrated in Fig. 16.) As shown in the Appendix, for the dual-RO




Fig. 16. 3-dB SNR improvement by averaging the conversion outcomes from the dual ROs.




Fig. 17. Die photograph and layout screenshot of the prototype RNS TDC.

RR-RNS TDC, the quotients  $q_1$  and  $q_2$  can be recovered correctly in the presence of remainder errors. Since we have two remainders  $\hat{r}_1$  and  $\hat{r}_2$ , two conversion outcomes can be obtained independently according to (7). If the residual errors are uncorrelated, averaging the two outcomes can provide further SNR improvement. This will be verified in Section V.

## V. MEASUREMENT

The prototype RNS TDC chip was fabricated in a standard 45-nm CMOS process. A die photograph is shown in Fig. 17. The active area of the chip is  $0.08 \text{ mm}^2$  ( $230 \mu\text{m} \times 350 \mu\text{m}$ ). The two ROs contain 49 stages and 35 stages, and the split-RO structures are clearly shown in the layout screenshot in Fig. 17. The power breakdown of the chip is shown in Fig. 18. The prototype consumes a total power of 24.2 mW from a 1-V supply. Out of this, the two ROs consume 21.2 mW (RO1 consumes 10.5 mW and RO2 consumes 10.7 mW), the DFFs consume 2 mW, and the remaining on-chip digital logics consume around 1 mW. Ideally, the two ROs should consume the same power since the RO power is proportional to the number of edge transmissions during a certain time and the two ROs are otherwise identical except the stage numbers. The difference in power consumption can be attributed to the mismatch. Lacking the matching data from the foundry, we oversized the ROs in this design—it can be further optimized in a future work.

To measure the DNL and INL, two synchronized synthesizers generate two clocks with a 100-Hz frequency offset to create a time ramp signal. A total of  $4.5 \times 10^5$  samples are collected. As the LSB size is 9.4 ps with a 1-V supply,




Fig. 18. Power breakdown (8.9-bit mode,  $V_{DD} = 1 \text{ V}$ ,  $f_s = 215 \text{ MS/s}$ ).




Fig. 19. Measured DNL and INL profiles for (a) and (b)  $f_s = 215$  and 500 MHz.

the full input range is  $9.4 \text{ ps} \times 490 = 4.6 \text{ ns}$  for a 215-MHz sample rate. The TDC can also run beyond its full-range speed with a decimated conversion range due to its flash nature. As shown in Fig. 19, the DNL and INL at 215 MS/s (8.9-bit 9.4-ps resolution) and 500 MS/s (7.7-bit 9.4-ps resolution) are 0.57/1.1 and 0.67/1.8 LSBs, respectively. One expectation is that due to the random starting phase in this TDC, the non-linearity should show a flat characteristic from the histogram test. However, the measured INL curve exhibits a pattern. The cause of this pattern is analyzed as follows. Due to the large transient current of the readout circuit, large power bounce occurs due to the bond-wire inductance and insufficient on-chip bypass. This is verified by the measured supply voltage showing a 20-mV<sub>pp</sub> fluctuation in Fig. 20. In our layout, unfortunately, the ROs share the same power supply with the readout circuit and the supply bounce directly couples to the ROs and modulate their stage delays. When the supply voltage levels up, the stage delay of inverter decreases, so a larger code is recorded for the same input, resulting in a positive INL, and vice versa. Fig. 20 shows the power supply voltage and the INL curve together. We note that the shape of the INL is the same as that of the  $V_{DD}$ . The problem can be mitigated in a future design by separating the supply voltages for better isolation.




Fig. 20. Measured INL nonlinearity caused by the power supply noise.




Fig. 21. Measured single-shot code histograms. (a) Before averaging. (b) After averaging.

Another major performance metric for TDC is the single-shot precision (SSP) [19]. To measure SSP, two input signals are routed to the chip from the same signal source with a certain difference of cable length. The measured SSP is shown in Fig. 21(a). As shown in Fig. 21(b), a 3-dB improvement in SNR due to averaging is observed in the SSP measurement as the measured noise standard deviation decreases from 1.05 to 0.74 LSBs, just as we expected. There are several noise sources in the proposed RNS TDC, i.e., the noise of the input signal, the quantization noise, the cumulative jitter in the ROs, the noise due to DEM averaging, and the noise in the DFFs and power supply. The measured SSP of the 35-stage RO is shown in Fig. 22(a). The RMS noise of the input signal is 1.9 ps or  $0.20 \Delta$ , and the quantization noise is

$$\sigma_q = \sqrt{\frac{\Delta^2}{12}} \times 2 = 0.41 \Delta. \quad (16)$$

The other error source  $\sigma_{\text{DEM}}$  unique in this design is due to the DEM averaging of the mismatch within the ROs. Assuming that the stage delay of the RO increases from minimum to maximum along a half ring and then decreases to minimum along the other half due to a gradient effect, the expected SSP versus the input is shown in Fig. 22(b). An intuitive observation is that when the input equals zero or any integer oscillation periods, the deviation of the measured code is zero. On the contrary, if the input equals a half period, the deviation will be the largest. This observation predicts the notches at the codes 0, 35, and 140 in the SSP curve in Fig. 22(a). At these




Fig. 22. (a) Measured SSP of the 35-stage RO. (b) SSP versus time input influenced by a gradient effect in the RO.

TABLE II  
NOISE BREAKDOWN

Input clock noise, $\sigma_{\text{in}}$	$0.20 \Delta$
Quantization noise, $\sigma_q$	$0.41 \Delta$
Gradient effect error, $\sigma_{\text{DEM}}$	$0 \Delta \sim 0.66 \Delta$ (code dependent)
Cumulative jitter, $\sigma_j$	$0.25 \Delta/\text{cycle}$ (code dependent)
Other, $\sigma_{\text{other}}$	$0.60 \Delta$




Fig. 23. Measurement results at different supply voltages.

codes, the mismatch averaging induced noise is zero. From the gap between the upper and lower bounds of the SSP curve, a peak value of  $((1\Delta)^2 - (0.75\Delta)^2)^{1/2} = 0.66\Delta$  is determined, which indicates that the mismatch standard deviation is  $\sim 10\%$ . When the RO acts as a time quantizer, the  $k$ -cycle cumulative jitter is also of interest—it is proportional to the square root of the time interval between measurements or the input in this case [30]. By fitting the SSP curve to a parabolic function, the one-cycle jitter (at code 70) is determined to be 2.3 ps or  $0.25 \Delta$ . A detailed theoretical expression of the jitter and mismatch of the RO and arbiter is derived in [31]. The overall noise breakdown of the TDC is summarized in Table II.

Fig. 23 shows the LSB size, the maximum sampling frequency, the power consumption, and the corresponding



TABLE III  
PERFORMANCE SUMMARY AND COMPARISON

	This work	JSSC '10 [7]	JSSC '14 [9]	JSSC '13 [10]	JSSC '13 [32]	ISSCC '15 [33]
Architecture	RNS	2D Vernier	Pipeline	Asyn. Pipeline	Two- Step	Flash
No. of bits	8.94/7.71	7	9	10	7	10
Resolution/ LSB size [ps]	9.4	4.8	1.12	1.76	3.75	1.17
Speed [MSPS]	215/500	50	250	300	200	100
DNL [LSB]	0.57/0.67	<1	0.6	0.6	0.9	0.8
INL [LSB]	1.1/1.8	3.3/1***	1.7	1.9	2.3	2.3
SSP [LSB]	0.74/0.84	N/A	0.69	0.7	N/A	N/A
$N_{\text{linear}}^*$	7.86/6.23	4.90/6.00***	7.57	8.46	5.28	8.28
Power [mW]	24.2/27.3	1.7	15.4	115	3.6	0.78
FoM** [pJ/conv.-step]	0.48/0.73	1.14/0.53***	0.33	1.09	0.46	0.025
Area [mm <sup>2</sup> ]	0.08	0.02	0.14	0.88	0.02	0.036
Technology	45 nm	65 nm	65 nm	130 nm	65 nm	14 nm
Calibration	No	Background	No	Foreground	No	No

\*  $N_{\text{linear}}$  = No. of bits -  $\log_2(\text{INL}+1)$

\*\* FOM = Power/( $2^{N_{\text{linear}}}$  fs)

\*\*\* Based on the extrapolated TDC intrinsic INL

figure of merit of the prototype measured at various supply voltages. The measurement results are summarized in Table III and compared to several recent state-of-the-art TDC works operating at a similar speed.

## VI. CONCLUSION

The concept, architecture, and experimental results of a 9-bit, 215 MS/s folding-flash RR-RNS TDC are reported. To the best knowledge of the authors, this paper constitutes the first TDC work based on RNS in monolithic forms. RR proves to be essential in realizing an alias-free converter in practice. The principle of RNS conversion is not limited to the time quantization, and has been successfully applied to voltage- and charge-domain data converters recently [16].

## APPENDIX

### CRT RR-RNS DECODING ALGORITHM

The RR-RNS algorithm proposed in [26] is briefly reviewed as follows. If the first modulus is chosen as the reference, we subtract the first equation from the remaining  $L - 1$  equations in (7) and obtain

$$\begin{cases} M(q_1\Gamma_1 - q_2\Gamma_2) = \hat{r}_{2,1} \\ M(q_1\Gamma_1 - q_3\Gamma_3) = \hat{r}_{3,1} \\ \vdots \\ M(q_1\Gamma_1 - q_L\Gamma_L) = \hat{r}_{L,1} \end{cases} \quad (17)$$

where  $\hat{r}_{i,1} = \hat{r}_i - \hat{r}_1$  for  $2 \leq i \leq L$ . The following four steps can uniquely solve for  $Y$ .

- 1) Calculate  $\hat{s}_{i,1} = [(\hat{r}_{i,1}/M)]$  from the obtained erroneous remainders for  $2 \leq i \leq L$ . The  $[\cdot]$  represents the rounding operation.
- 2) Calculate the remainder

$$\hat{\xi}_{i,1} = \hat{s}_{i,1}\bar{\Gamma}_{i,1} \bmod \Gamma_i, \text{ for } 2 \leq i \leq L, \quad (18)$$

where  $\bar{\Gamma}_{i,1}$  is the modular multiplicative inverse of  $\Gamma_1$  modulo  $\Gamma_i$  ( $\bar{\Gamma}_{i,1}\Gamma_1 \bmod \Gamma_i = 1$ ).

- 3) Substitute the remainder  $\hat{\xi}_{i,1}$  and estimate  $q_1$  by  $\hat{q}_1$

$$\hat{q}_1 = \sum_{i=2}^L \hat{\xi}_{i,1} b_{i,1} \frac{\Gamma}{\Gamma_1 \Gamma_i} \bmod \frac{\Gamma}{\Gamma_1}, \quad (19)$$

where  $b_{i,1}$  is the modular multiplicative inverse of  $(\Gamma/\Gamma_1\Gamma_i)$  modulo  $\Gamma_i$ .

- 4) Finally, obtain  $Y$  using

$$Y = \hat{q}_1\Gamma_1M + \hat{r}_1. \quad (20)$$

Take the example in Section III-A, the redundant modulus set and the remainder set are  $\{M\Gamma_1 = 50, M\Gamma_2 = 70\}$  and  $\{r_1 = 16, r_2 = 16\}$ , respectively. For an input  $X = 16$ , if remainder errors are introduced, i.e.,  $\Delta r_1 = 1$  and  $\Delta r_2 = -1$ , we have  $\{\hat{r}_1 = 17, \hat{r}_2 = 15\}$ . For the dual-moduli system, if the modulus 50 is chosen as the primary (i.e., to recover  $q_1$  instead of  $q_2$ ), according to (17), we have

$$10 \times (5q_1 - 7q_2) = -2. \quad (21)$$

The first step shows that  $\hat{s}_{2,1} = [-2/10] = 0$ , and  $\bar{\Gamma}_{2,1} = 3$  according to  $\bar{\Gamma}_{2,1} \times 5 \bmod 7 = 1$ . Substitute these variables into (18), we have  $\hat{\xi}_{2,1} = 0 \times 3 \bmod 7 = 0$  and  $\hat{q}_1 = 0$ . In this case, the final output  $Y$  is 17; alternatively,  $Y$  is 15 if the modulus 70 is chosen instead.

## ACKNOWLEDGMENT

The authors would like to thank Texas Instruments, Dallas, TX, USA, for chip fabrication.

## REFERENCES

- [1] Y. Arai, T. Matsumura, and K. Endo, "A CMOS four-channel  $\times 1$  K time memory LSI with 1-ns/b resolution," *IEEE J. Solid-State Circuits*, vol. 27, no. 3, pp. 359–364, Mar. 1992.
- [2] R. B. Staszewski, S. Vemulapalli, P. Vallur, J. Wallberg, and P. T. Balsara, "1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 3, pp. 220–224, Mar. 2006.
- [3] R. G. Baron, "The Vernier time-measuring technique," *Proc. IRE*, vol. 45, pp. 21–30, Jan. 1957.
- [4] T. E. Rahkonen and J. T. Kostamovaara, "The use of stabilized CMOS delay lines for the digitization of short time intervals," *IEEE J. Solid-State Circuits*, vol. 28, no. 8, pp. 887–894, Aug. 1993.
- [5] P. Dudek, S. Szczepanski, and J. V. Hatfield, "A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line," *IEEE J. Solid-State Circuits*, vol. 35, no. 2, pp. 240–247, Feb. 2000.
- [6] J. Yu and F. Dai, "A 12-bit Vernier ring time-to-digital converter in 0.13  $\mu\text{m}$  CMOS technology," *IEEE J. Solid-State Circuits*, vol. 45, no. 4, pp. 830–842, Apr. 2000.
- [7] L. Vercesi, A. Liscidini, and R. Castello, "Two-dimensions Vernier time-to-digital converter," *IEEE J. Solid-State Circuits*, vol. 45, no. 8, pp. 1504–1512, Aug. 2010.
- [8] P. Lu, A. Liscidini, and P. Andreani, "A 3.6 mW, 90 nm CMOS gated-Vernier time-to-digital converter with an equivalent resolution of 3.2 ps," *IEEE J. Solid-State Circuits*, vol. 47, no. 7, pp. 1626–1635, Jul. 2012.
- [9] K. Kim, W. Yu, and S. Cho, "A 9 bit, 1.12 ps resolution 2.5 b/stage pipelined time-to-digital converter in 65 nm CMOS using time-register," *IEEE J. Solid-State Circuits*, vol. 49, no. 4, pp. 1007–1016, Apr. 2014.
- [10] J.-S. Kim, Y.-H. Seo, Y. Suh, H.-J. Park, and J.-Y. Sim, "A 300-MS/s, 1.76-ps-resolution, 10-b asynchronous pipelined time-to-digital converter with on-chip digital background calibration in 0.13- $\mu\text{m}$  CMOS," *IEEE J. Solid-State Circuits*, vol. 48, no. 2, pp. 516–526, Feb. 2013.
- [11] I. Nissinen, A. Mantyniemi, and J. Kostamovaara, "A CMOS time-to-digital converter based on a ring oscillator for a laser radar," in *Proc. ESSCIRC*, Sep. 2003, pp. 217–220.

- [12] J. van Valburg and R. J. van de Plassche, "An 8-b 650-MHz folding ADC," *IEEE J. Solid-State Circuits*, vol. 27, no. 12, pp. 1662–1666, Dec. 1992.
- [13] J. Jansson, A. Mäntyniemi, and J. Kostamovaara, "A CMOS time-to-digital converter with better than 10 ps single-shot precision," *IEEE J. Solid-State Circuits*, vol. 41, no. 6, pp. 1286–1296, Jun. 2006.
- [14] S. Henzler, S. Koeppe, W. Kamp, H. Mulatz, and D. Schmitt-Landsiedel, "90 nm 4.7 ps-resolution 0.7-LSB single-shot precision and 19pJ-per-shot local passive interpolation time-to-digital converter with on-chip characterization," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2008, pp. 548–549.
- [15] S. Zhu, B. Xu, B. Wu, K. Soppimath, and Y. Chiu, "A 0.073-mm<sup>2</sup> 10-GS/s 6-bit time-domain folding ADC in 65-nm CMOS with Inherent DEM," in *Proc. Custom Integr. Circuits Conf.*, Sep. 2015, pp. 1–4.
- [16] S. Zhu, B. Wu, Y. Cai, and Y. Chiu, "A 2 GS/s 8b flash ADC based on remainder number system in 65nm CMOS," in *Proc. IEEE Symp. VLSI Circuits (VLSIC)*, Jun. 2017, pp. C284–C285.
- [17] M. Z. Straayer and M. H. Perrott, "A multi-path gated ring oscillator TDC with first-order noise shaping," *IEEE J. Solid-State Circuits*, vol. 44, no. 4, pp. 1089–1098, Apr. 2009.
- [18] A. Elshazly, S. Rao, B. Young, and P. K. Hanumolu, "A noise-shaping time-to-digital converter using switched-ring oscillators—Analysis, design, and measurement techniques," *IEEE J. Solid-State Circuits*, vol. 49, no. 5, pp. 1184–1197, May 2014.
- [19] H. Stephan, *Time-to-Digital Converters*. Dordrecht, The Netherlands: Springer, 2010.
- [20] P. K. Sharma and M. S.-W. Chen, "A 6b 800 MS/s 3.62 mW nyquist AC-coupled VCO-based ADC in 65 nm CMOS," in *Proc. Custom Integr. Circuits Conf.*, Sep. 2013, pp. 1–4.
- [21] B. Wu, S. Zhu, Y. Zhou, and Y. Chiu, "A 9-bit 215-MS/s folding-flash time-to-digital converter based on redundant remainder number system," in *Proc. Custom Integr. Circuits Conf.*, Sep. 2014, pp. 1–4.
- [22] A. Omodi and B. Prekumar, *Residual Number System: Theory and Implementation*. London, U.K.: Imperial College Press, 2007.
- [23] K. Gbolagade and S. Cotofana, "An O(n) residue number system to mixed radix conversion technique," in *Proc. ISCAS*, May 2009, pp. 521–524.
- [24] X. Gao, E. A. M. Klumperink, and B. Nauta, "Advantages of shift registers over DLLs for flexible low jitter multiphase clock generation," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 55, no. 3, pp. 244–248, Mar. 2008.
- [25] V. T. Goh and M. U. Siddiqi, "Multiple error detection and correction based on redundant residue number systems," *IEEE Trans. Commun.*, vol. 56, no. 3, pp. 325–330, Mar. 2008.
- [26] W. Wang and X.-G. Xia, "A closed-form robust Chinese Remainder Theorem and its performance analysis," *IEEE Trans. Signal Process.*, vol. 58, no. 11, pp. 5655–5666, Nov. 2010.
- [27] H.-J. Kwon, J.-S. Lee, J.-Y. Sim, and H.-J. Park, "A high-gain wide-input-range time amplifier with an open-loop architecture and a gain equal to current bias ratio," in *IEEE Asian Solid-State Circuits Conf. Dig. Tech. Papers*, Nov. 2011, pp. 325–328.
- [28] S.-J. Lee, B. Kim, and K. Lee, "A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme," *IEEE J. Solid-State Circuits*, vol. 32, no. 2, pp. 289–291, Feb. 1997.
- [29] K. Nose, M. Kajita, and M. Mizuno, "A 1ps-resolution jitter-measurement macro using interpolated jitter oversampling," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2006, pp. 2112–2121.
- [30] K. Kundert, *Predicting the Phase Noise and Jitter of PLL-Based Frequency Synthesizers*. [Online]. Available: <http://www.designers-guide.org/Analysis/PLLnoise+jitter.pdf>
- [31] S. Zhu *et al.*, "A Skew-Free 10 GS/s 6 bit CMOS ADC with compact time-domain signal folding and inherent DEM," *IEEE J. Solid-State Circuits*, vol. 51, no. 8, pp. 1785–1796, Aug. 2016.
- [32] K. Kim, Y.-H. Kim, W. Yu, and S. Cho, "A 7 bit, 3.75 ps resolution two-step time-to-digital converter in 65 nm CMOS using pulse-train time amplifier," *IEEE J. Solid-State Circuits*, vol. 48, no. 4, pp. 1009–1017, Apr. 2013.
- [33] S.-J. Kim, W. Kim, M. Song, J. Kim, T. Kim, and H. Park, "A 0.6 V 1.17ps PVT-tolerant and synthesizable time-to-digital converter using stochastic phase interpolation with 16× spatial redundancy in 14 nm FinFET technology," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2015, pp. 280–281.




**Bo Wu** (S'12–M'16) received the B.S. degree in electrical engineering from the University of Science and Technology of China, Hefei, China, in 2007, the M.Sc. degree in microelectronics from the Delft University of Technology (TU Delft), Delft, The Netherlands, in 2010, and the Ph.D. degree in electrical engineering from The University of Texas at Dallas, Richardson, TX, USA, in 2015.

From 2009 to 2010, he was an Intern with NXP Semiconductors, Nijmegen, The Netherlands, where he designed a highly linear LNA for base station.

He joined Broadcom Ltd., Santa Clara, CA, USA, in 2016, where he has been focusing on the high-speed link design. His current research interests include mixed-signal integrated circuit design primarily as data converters and link transceivers for high-speed communications.

Dr. Wu was a recipient of the NXP Fellowship from TU Delft in 2007 and 2008, the Analog Devices Outstanding Student Designer Award in 2012, and the CICC Student Scholarship Award in 2014.



**Shuang Zhu** (S'14–M'17) received the B.S. and M.S. degrees in microelectronics from Xi'an Jiao Tong University, Xi'an, China, in 2010 and 2013, respectively, and the Ph.D. degree in electrical engineering from The University of Texas at Dallas, Richardson, TX, USA, in 2017.

In 2015, he joined Analog Devices, Wilmington, MA, USA, as an Intern. He is currently a Senior Hardware Engineer with Qualcomm Technologies, San Diego, CA, USA. His current research interests include analog/mixed-signal circuits, high-speed


time-domain data converters, and biomedical electronics.

Dr. Zhu was a recipient of the Phil Ritter Fellowship and the ADI Outstanding Student Designer Award in 2015 and 2016, respectively. He is a Technical Program Committee Member of the 2017 IEEE International System-on-Chip Conference and an Editorial Review Board Member of the IEEE SOLID-STATE CIRCUITS LETTERS.



**Yuan Zhou** (S'12–M'16) received the B.S. degree in electrical engineering from Tsinghua University, Beijing, China, in 2009, the M.S. degree from Columbia University, New York, NY, USA, in 2011, and the Ph.D. degree from The University of Texas at Dallas, Richardson, TX, USA, in 2016.

He is currently with Broadcom Ltd., Irvine, CA, USA. His current research interests include high-resolution ADCs and digital calibration techniques for data converters.



**Yun Chiu** (S'97–M'04–SM'10) received the B.S. degree in physics from the University of Science and Technology of China, Hefei, China, the M.S. degree in electrical engineering from the University of California, Los Angeles, CA, USA, and the Ph.D. degree in electrical engineering and computer sciences from the University of California, Berkeley, CA, USA.

From 1997 to 1999, he was a Senior Staff Member of CondorVision Technology Inc., Fremont, CA, USA, where he was also in charge of developing analog and mixed-mode circuits for CMOS digital imaging products. From 1999 to 2004, he was with the Berkeley Wireless Research Center, University of California, where he was involved in low-power, low-voltage CMOS data converters. In 2004, he joined the Department of Electrical and Computer Engineering, University of Illinois at Urbana–Champaign, Champaign, IL, USA, as an Assistant Professor, where he received the tenure offer in 2010.

He is currently a Full Professor and the Erik Jonsson Distinguished Professor with the Department of Electrical Engineering, The University of Texas at Dallas, Richardson, TX, USA, where he directs the Analog and Mixed-Signal Laboratory, Texas Analog Center of Excellence.

Dr. Chiu was a recipient of the Foreign Scholar Award at UCLA, the Regents' Fellowship, the Intel Foundation Fellowship, and the Cal View Teaching Fellow Award at Berkeley, and two awards from the Ministry of Education of China. In addition, he was also a co-recipient of the Jack Kilby Outstanding Student Paper Award from the 2004 International Solid-State Circuits Conference (ISSCC), the 46th ISSCC/DAC Student Design Contest Award in 2009, and the Best Regular Paper Award from the 2012 Custom Integrated Circuits Conference. He was an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS from 2007 to 2009, and has served on the Technical Program Committees of several IEEE solid-state circuits conferences including the Symposium on VLSI Circuits, the CICC, and the Asian Solid-State Circuits Conference.