## IEEE JOURNAL OF

## SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



FEBRUARY 2018 VOLUME 53 NUMBER 2 IJSCBC (ISSN 0018-9200)

REGULAR PAPERS	
A Blocker-Tolerant RF Front End With Harmonic-Rejecting N-Path Filter Y. Xu, J. Zhu, and P. R. Kinget A CMOS Wideband Current-Mode Digital Polar Power Amplifier With Built-In AM–PM Distortion	327
Self-Compensation	340
PLLs A. I. Hussein, S. Vasadi, and J. Paramesh	357
A Low-Integrated-Phase-Noise 27–30-GHz Injection-Locked Frequency Multiplier With an Ultra-Low-Power Frequency-Tracking Loop for mm-Wave-Band 5G Transceivers	
A 219-to-231 GHz Frequency-Multiplier-Based VCO With ~3% Peak DC-to-RF Efficiency in 65-nm CMOS	375
	389
S. Choi, HS. Ku, H. Son, B. Kim, HJ. Park, and JY. Sim	404
A Continuous-Time Digital IIR Filter With Signal-Derived Timing and Fully Agile Power Consumption	418
CHIMERA: A Field-Programmable Mixed-Signal IC With Time-Domain Configurable Analog Blocks	431
A 12-Gb/s -16.8-dBm OMA Sensitivity 23-mW Optical Receiver in 65-nm CMOS	445
100 Gb/s Differential Linear TIAs With Less Than 10 pA/ $\sqrt{\text{Hz}}$ in 130-nm SiGe:C BiCMOS	458
A 1.8-pJ/b, 12.5–25-Gb/s Wide Range All-Digital Clock and Data Recovery Circuit	
	470
Ultra-Thin Panel Bezel	484
3-D Neural Recording Microsystems	501
A 0.18-μm CMOS Image Sensor With Phase-Delay-Counting and Oversampling Dual-Slope Integrating Column ADCs Achieving 1e <sup>-</sup> <sub>rms</sub> Noise at 3.8-μs Conversion Time	
	515
A 0.66e <sub>rms</sub> Temporal-Readout-Noise 3-D-Stacked CMOS Image Sensor With Conditional Correlated Multiple Sampling Technique	527

(Contents Continued on Back Cover)



A 13.56-MHz Wireless Power Transfer System With Enhanced Load-Transient Response and Efficiency by Fully Integrated Wireless Constant-Idle-Time Control for Biomedical Implants	
	538
A Four-Phase Buck Converter With Capacitor-Current-Sensor Calibration for Load-Transient-Response Optimization	
That Reduces Undershoot/Overshoot and Shortens Settling Time to Near Their Theoretical Limits	
YW. Huang, TH. Kuo, SY. Huang, and KY. Fang	552
Switched-Mode-Control Based Hybrid LDO for Fine-Grain Power Management of Digital Load Circuits	
S. B. Nasir, S. Sen, and A. Raychowdhury	569
A High-Frequency Three-Level Buck Converter With Real-Time Calibration and Wide Output Range for	
, 0,	582
Compensator-Free Mixed-Ripple Adaptive On-Time Controlled Boost Converter	
g, ,	596
DSIP: A Scalable Inference Accelerator for Convolutional Neural Networks	
,,,,	605
iRazor: Current-Based Error Detection and Correction Scheme for PVT Variation in 40-nm ARM Cortex-R4	
	619
Dynamically Adaptable Pipeline for Energy-Efficient Microarchitectures Under Wide Voltage Scaling	
$^{\prime}$	632
A Multi-Functional In-Memory Inference Processor Using a Standard 6T SRAM Array	
0, , , ,	642
A 290-mV, 3.34-MHz, 6T SRAM With pMOS Access Transistors and Boosted Wordline in 65-nm CMOS	
Technology	656
PATENTS	
Patent Abstracts	668