

# IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



FEBRUARY 2018

VOLUME 53

NUMBER 2

IJSCBC

(ISSN 0018-9200)

---

## REGULAR PAPERS

A Blocker-Tolerant RF Front End With Harmonic-Rejecting $N$ -Path Filter .....	<i>Y. Xu, J. Zhu, and P. R. Kinget</i>	327
A CMOS Wideband Current-Mode Digital Polar Power Amplifier With Built-In AM-PM Distortion Self-Compensation .....	<i>J. S. Park, Y. Wang, S. Pellerano, C. Hull, and H. Wang</i>	340
A 450 fs 65-nm CMOS Millimeter-Wave Time-to-Digital Converter Using Statistical Element Selection for All-Digital PLLs .....	<i>A. I. Hussein, S. Vasadi, and J. Paramesh</i>	357
A Low-Integrated-Phase-Noise 27–30-GHz Injection-Locked Frequency Multiplier With an Ultra-Low-Power Frequency-Tracking Loop for mm-Wave-Band 5G Transceivers .....	<i>S. Yoo, S. Choi, J. Kim, H. Yoon, Y. Lee, and J. Choi</i>	375
A 219-to-231 GHz Frequency-Multiplier-Based VCO With $\sim 3\%$ Peak DC-to-RF Efficiency in 65-nm CMOS .....	<i>A. Nikpaik, A. H. Masnadi Shirazi, A. Nabavi, S. Mirabbasi, and S. Shekhar</i>	389
An 84.6-dB-SNDR and 98.2-dB-SFDR Residue-Integrated SAR ADC for Low-Power Sensor Applications .....	<i>S. Choi, H.-S. Ku, H. Son, B. Kim, H.-J. Park, and J.-Y. Sim</i>	404
A Continuous-Time Digital IIR Filter With Signal-Derived Timing and Fully Agile Power Consumption .....	<i>Y. Chen, X. Zhang, Y. Lian, R. Manohar, and Y. Tsvetidis</i>	418
CHIMERA: A Field-Programmable Mixed-Signal IC With Time-Domain Configurable Analog Blocks .....	<i>Y. Choi, Y. Lee, S.-H. Baek, S.-J. Lee, and J. Kim</i>	431
A 12-Gb/s $-16.8$ -dBm OMA Sensitivity 23-mW Optical Receiver in 65-nm CMOS .....	<i>M. G. Ahmed, M. Talegaonkar, A. Elkholy, G. Shu, A. Elmallah, A. Rylyakov, and P. K. Hanumolu</i>	445
100 Gb/s Differential Linear TIAs With Less Than 10 pA/ $\sqrt{\text{Hz}}$ in 130-nm SiGe:C BiCMOS .....	<i>I. García López, A. Awany, P. Rito, M. Ko, A. C. Ulusoy, and D. Kissinger</i>	458
A 1.8-pJ/b, 12.5–25-Gb/s Wide Range All-Digital Clock and Data Recovery Circuit .....	<i>M. Verbeke, P. Rombouts, H. Ramon, B. Moeneclaey, X. Yin, J. Bauwelinck, and G. Torfs</i>	470
An Active-Matrix OLED Driver CMOS IC With Compensation of Non-Uniform Routing-Line Resistances in Ultra-Thin Panel Bezel .....	<i>H.-S. Kim and D.-K. Kim</i>	484
Modular 128-Channel $\Delta$ - $\Delta$ $\Sigma$ Analog Front-End Architecture Using Spectrum Equalization Scheme for 1024-Channel 3-D Neural Recording Microsystems .....	<i>S.-Y. Park, J. Cho, K. Na, and E. Yoon</i>	501
A 0.18- $\mu\text{m}$ CMOS Image Sensor With Phase-Delay-Counting and Oversampling Dual-Slope Integrating Column ADCs Achieving $1e_{\text{rms}}^-$ Noise at 3.8- $\mu\text{s}$ Conversion Time .....	<i>H. Le-Thai, G. Chapinal, T. Geurts, and G. G. E. Gielen</i>	515
A 0.66e $_{\text{rms}}^-$ Temporal-Readout-Noise 3-D-Stacked CMOS Image Sensor With Conditional Correlated Multiple Sampling Technique .....	<i>S.-F. Yeh, K.-Y. Chou, H.-Y. Tu, C. Y.-P. Chao, and F.-L. Hsueh</i>	527

(Contents Continued on Back Cover)

---

A 13.56-MHz Wireless Power Transfer System With Enhanced Load-Transient Response and Efficiency by Fully Integrated Wireless Constant-Idle-Time Control for Biomedical Implants .....	<i>C. Huang, T. Kawajiri, and H. Ishikuro</i>	538
A Four-Phase Buck Converter With Capacitor-Current-Sensor Calibration for Load-Transient-Response Optimization That Reduces Undershoot/Overshoot and Shortens Settling Time to Near Their Theoretical Limits .....	<i>Y.-W. Huang, T.-H. Kuo, S.-Y. Huang, and K.-Y. Fang</i>	552
Switched-Mode-Control Based Hybrid LDO for Fine-Grain Power Management of Digital Load Circuits .....	<i>S. B. Nasir, S. Sen, and A. Raychowdhury</i>	569
A High-Frequency Three-Level Buck Converter With Real-Time Calibration and Wide Output Range for Fast-DVS .....	<i>X. Liu, C. Huang, and P. K. T. Mok</i>	582
Compensator-Free Mixed-Ripple Adaptive On-Time Controlled Boost Converter .....	<i>C.-H. Huang, H.-H. Wu, and C.-L. Wei</i>	596
DSIP: A Scalable Inference Accelerator for Convolutional Neural Networks .....	<i>J. Jo, S. Cha, D. Rho, and I.-C. Park</i>	605
iRazor: Current-Based Error Detection and Correction Scheme for PVT Variation in 40-nm ARM Cortex-R4 Processor ....	<i>Y. Zhang, M. Khayatzadeh, K. Yang, M. Saligane, N. Pinckney, M. Alioto, D. Blaauw, and D. Sylvester</i>	619
Dynamically Adaptable Pipeline for Energy-Efficient Microarchitectures Under Wide Voltage Scaling .....	<i>S. Jain, L. Lin, and M. Alioto</i>	632
A Multi-Functional In-Memory Inference Processor Using a Standard 6T SRAM Array .....	<i>M. Kang, S. K. Gonugondla, A. Patil, and N. R. Shanbhag</i>	642
A 290-mV, 3.34-MHz, 6T SRAM With pMOS Access Transistors and Boosted Wordline in 65-nm CMOS Technology .....	<i>M. Nabavi and M. Sachdev</i>	656

---

PATENTS		
Patent Abstracts .....		668

---