IEEE JOURNAL OF

SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



MAY 2018 VOLUME 53 NUMBER 5 IJSCBC (ISSN 0018-9200)

SPECIAL SECTION ON THE 2017 RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM

EDITORIAL		
New Associate Editor	1243	
Introduction to the Special Section on the 2017 RFIC Symposium	1244	
SPECIAL SECTION PAPERS		
A 28-GHz CMOS Direct Conversion Transceiver With Packaged 2 × 4 Antenna Array for 5G Cellular System 	1245	
A Low-Cost Scalable 32-Element 28-GHz Phased Array Transceiver for 5G Communication Links Based on a		
2 × 2 Beamformer Flip-Chip Unit Cell	1260	
A 25–30 GHz Fully-Connected Hybrid Beamforming Receiver for MIMO Communication		
S. Mondal, R. Singh, A. I. Hussein, and J. Paramesh	1275	
A Wideband Class-AB Power Amplifier With 29–57-GHz AM–PM Compensation in 0.9-V 28-nm Bulk CMOS		
A 16-Element 4-Beam 1 GHz IF 100 MHz Bandwidth Interleaved Bit Stream Digital Beamformer	1288	
A 16-Element 4-Beam 1 GHz IF 100 MHz Bandwidth Interleaved Bit Stream Digital Beamformer		
in 40 nm CMOS	1302	
High-Power Radiation at 1 THz in Silicon: A Fully Scalable Array Using a Multi-Functional Radiating Mesh		
Structure Z. Hu, M. Kaynak, and R. Han	1313	
A Dual-Loop Synthesizer With Fast Frequency Modulation Ability for 77/79 GHz FMCW Automotive Radar		
Applications	1328	
Frequency and Power Scaling in mm-Wave Colpitts Oscillators	1338	
Enhanced-Selectivity High-Linearity Low-Noise Mixer-First Receiver With Complex Pole Pair Due to Capacitive		
Positive Feedback	1348	
A Wideband Linear I/Q -Interleaving DDRM		
M. Mehrpoo, M. Hashemi, Y. Shen, L. C. N. de Vreede, and M. S. Alavi	1361	
Outphasing Class-E Power Amplifiers: From Theory to Back-Off Efficiency Improvement		
A. Ghahremani, AJ. Annema, and B. Nauta	1374	
An Interferer-Tolerant CMOS Code-Domain Receiver Based on N-Path Filters A Agrawal and A Natarajan	1387	

(Contents Continued on Back Cover)



A Wideband Receiver Employing PWM-Based Harmonic Rejection Downconversion	1398
802.11g/n Compliant Fully Integrated Wake-Up Receiver With -72-dBm Sensitivity in 14-nm FinFET CMOS	1398
A. Khairi, R. Dorrance, M. Park, V. S. Somayazulu, J. R. Foerster, A. Ravi, J. Paramesh, and S. Pellerano A 2.4-GHz, Sub-1-V, 2.8-dB NF, 475-μW Dual-Path Noise and Nonlinearity Cancelling LNA for Ultra-Low-Power	1411
Radios	1423
REGULAR PAPERS A SAW-Less Tunable RF Front End for FDD and IBFD Combining an Electrical-Balance Duplexer and a Switched- <i>LC</i> N-Path LNA	1431
	1443
Analysis and Design of a 30- to 220-GHz Balanced Cascaded Single-Stage Distributed Amplifier in 130-nm SiGe BiCMOS	1457
Analysis and Design of a 20-MHz Bandwidth, 50.5-dBm OOB-IIP3, and 5.4-mW TIA for SAW-Less Receivers G. Pini, D. Manstretta, and R. Castello	1468
Precision Passive-Charge-Sharing SAR ADC: Analysis, Design, and Measurement Results	1481
A Nyquist Rate SAR ADC Employing Incremental Sigma Delta DAC Achieving Peak SFDR = 107 dB at 80 kS/s	1493
A 10-bit 2.6-GS/s Time-Interleaved SAR ADC With a Digital-Mixing Timing-Skew Calibration Technique	1493
	1508
A 50-Gb/s High-Sensitivity (-9.2 dBm) Low-Power (7.9 pJ/bit) Optical Receiver Based on 0.18-μm SiGe BiCMOS Technology	1518
A CMOS Timer-Injector Integrated Circuit for Self-Powered Sensing of Time-of-Occurrence	
Asynchronous Approximation of a Center of Gravity for Pixel Detectors' Readout Circuits	1539
P. Otfinowski, G. W. Deptuch, and P. Maj	1550