

Super Class-AB Recycling Folded Cascode OTA

M. Pilar Garde, *Student Member, IEEE*, Antonio Lopez-Martin^{ID}, *Senior Member, IEEE*,
Ramón Gonzalez Carvajal, *Senior Member, IEEE*, and Jaime Ramírez-Angulo^{ID}, *Fellow, IEEE*

Abstract—A super class-AB version of the recycling folded cascode (RFC) operational transconductance amplifier (OTA) is proposed. The use of an adaptive bias circuit for the input differential pair provides dynamic current boosting and increased gain-bandwidth product (GBW). Moreover, use of local common-mode feedback (LCMFB) at the load of the differential pair further improves these performance parameters and provides high current efficiency. Measurement results of a test chip prototype fabricated in a 0.5- μm CMOS process show an increase in slew rate and GBW by a factor of 34 and 3, respectively, versus the conventional RFC OTA using the same supply voltage and bias currents. Overhead in other performance metrics is small.

Index Terms—Amplifiers, analog integrated circuits, class-AB circuits, CMOS integrated circuits, folded cascode (FC) amplifier.

I. INTRODUCTION

THE operational transconductance amplifier (OTA) is a basic building block in several analog and mixed-signal integrated circuits. The continuously growing market of mobile and portable electronic devices and the evolution of CMOS technologies have made the OTA a critical design analog block in many systems, in terms of overall power consumption and performance. Many applications rely on the availability of high-gain wideband OTAs operating with the low supply voltage and power requirements demanded by modern CMOS processes in these scenarios.

One of the most widely used architectures either as single-stage amplifier or as the first stage of a multi-stage topology, is the folded cascode (FC) OTA. Its popularity comes from a good tradeoff between gain and signal swing. The PMOS input FC OTA has become the preferred choice over the NMOS input version due to its lower flicker noise, higher non-dominant poles, and lower input common-mode level compatible with single NMOS switches in switched-capacitor (SC) applications [1], [2].

Manuscript received January 16, 2018; revised March 28, 2018; accepted May 24, 2018. Date of publication June 22, 2018; date of current version August 27, 2018. This paper was approved by Associate Editor Andrea Baschiroto. This work was supported by the Spanish Ministerio de Economía y Competitividad under Grant TEC2016-80396-C2-1-R. (Corresponding author: Antonio Lopez-Martin.)

M. P. Garde and A. J. Lopez-Martin are with the Institute of Smart Cities, Public University of Navarra, 31006 Pamplona, Spain (e-mail: mariapilar.garde@unavarra.es; antonio.lopez@unavarra.es).

R. G. Carvajal is with the Departamento de Ingeniería Electrónica, Escuela Superior de Ingenieros, Universidad de Sevilla, E-41092 Sevilla, Spain (e-mail: carvajal@us.es).

J. Ramírez-Angulo is with the Klipsch School of Electrical Engineering, New Mexico State University, Las Cruces, NM 88003-0001 USA (e-mail: jairamir@nmsu.edu).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JSSC.2018.2844371

Despite the advantages of the FC OTA, it is not well suited to the current demand of achieving the highest performance with the lowest power consumption. This is mainly due to the current sources employed at the folding stage, which drive the largest currents without providing any transconductance to the OTA [2] and limit the slew rate (SR). Several approaches have been reported to address this issue and hence to improve the performance of the FC OTA, which basically rely on replacing these current sources by active current mirrors. Thus, multi-path schemes have been proposed [3], [4]. However, they lead to complex architectures with extra low-frequency pole-zero pairs, which can be a limiting factor in high-frequency applications. Another approach was presented in [2] coined as recycling FC (RFC) OTA, improving both gain-bandwidth product (GBW) and SR. Further refinements to the RFC OTA were proposed in [5]–[7], adding extra dc current sources or active current mirrors. However, all these techniques have limited power efficiency since the active current mirrors employed lead to internal replication of large dynamic currents at the additional branches [8]. Moreover, SR is improved by using scaled current mirrors, which also scale quiescent current by the same factor and hence static power.

A power-efficient approach to get class-AB amplifiers was proposed in [8]. It allows large dynamic currents not limited by the quiescent currents and (to a first-order approach) proportional to V_{id}^4 , with V_{id} the differential input voltage. Since dynamic currents in conventional class-AB differential amplifiers are often proportional to V_{id}^2 , the OTAs proposed in [8] were coined as “super” class-AB OTAs. Besides very large SR, the most salient feature of super class-AB OTAs is that they exhibit high power efficiency since they are single-stage topologies where large dynamic currents are generated directly at the output transistors, without internal replication (apart from the unavoidable replication at the output current mirror for single-ended outputs). However, super class-AB techniques (and hence their inherent advantages) have been restricted so far to the current mirror OTA architecture. In this paper, we propose to extend these techniques to the RFC OTA, thus combining the benefits of both approaches.

The organization of this paper is as follows. In Section II, the FC and RFC OTAs are briefly described, and the principle of operation of the proposed super class-AB RFC OTA is presented. The small-signal and large-signal performances of the super class-AB RFC OTA are analyzed in Sections III and IV, respectively. Fully differential (FD) versions are discussed in Section V and a design methodology




Fig. 1. (a) FC OTA. (b) RFC OTA. (c) Super class-AB RFC OTA.

is outlined in Section VI. Measurement results of the FC, RFC, and super class-AB RFC OTAs are presented in Section VII.

II. PRINCIPLE OF OPERATION

The conventional (class A) PMOS-input FC OTA is shown in Fig. 1(a). Note that the differential pair transistors M_1 – M_2 have been split into two identical transistors (M_{1A} – M_{1B} and M_{2A} – M_{2B}). The same has been done with the current sources M_3 and M_4 at the folding stage (split into M_{3A} – M_{3B} and M_{4A} – M_{4B}). This has been done just to ease comparison with the other topologies described in this section. The differential pair bias current source $2I_B$ provides a quiescent current $I_B/2$ to M_{1A} , M_{1B} , M_{2A} , and M_{2B} . If each pair of current sources at the folding stage (M_{3A} – M_{3B} and M_{4A} – M_{4B}) provides a dc current $2I_B$, then the remaining transistors M_5 – M_{10} are biased with a current I_B .

Fig. 1(b) shows the PMOS-input RFC OTA [2]. It is designed by replacing the current sources at the folding stage by active current mirrors with current ratio 1:K, and reconnecting the differential pair transistors. Note that if

factor $K = 3$, power consumption is the same as for the FC OTA of Fig. 1(a). Transistors M_{3C} – M_{4C} are included to improve accuracy of the current mirrors. This arrangement increases the transconductance, GBW, and SR of the OTA without the need to increase current consumption, since folding is made by active current mirrors with current gain K which scale the signal currents generated by the differential pair. The conventional FC OTA requires a large dc current just to invert (fold) the differential pair signal current, without providing current gain and thus wasting static power. Note also that the RFC OTA can be regarded as a three-current mirror OTA with an additional signal path formed by the extra differential pair M_{1A} and M_{2A} cross-connected to the folding nodes at the output branch.

Despite the advantages of the RFC OTA, its power efficiency is limited, due to two main reasons: First, current gain K scales both dynamic and static currents. Hence, although SR is K times higher than for the FC OTA it is still proportional to I_B and thus proportional to the static power consumption. Second, the active current mirrors included lead to internal copy of dynamic currents, degrading current efficiency [8].

Fig. 1(c) shows a power-efficient super class-AB implementation of the RFC OTA proposed here, which solves these shortcomings. An adaptive bias circuit replaces the constant current source $2I_B$ that bias the differential pair. This way, low static currents can be set and at the same time dynamic currents not limited by I_B can be generated at the differential pair for large input signals. Moreover, transistors M_{3B} – M_{3C} and M_{4B} – M_{4C} in the RFC OTA are rearranged by connecting the gates of M_{3B} and M_{4B} and feeding the common mode of the drain voltages of M_{3C} and M_{4C} back to the resulting common gate node by the two matched resistors with equal resistance $R_1 = R_2 = R$. This technique, known as local common-mode feedback (LCMFB) [9], allows further increase of the dynamic currents without scaling static currents. In the absence of input signal, there is no voltage drop in R_1 and R_2 , so M_{3A} – M_{3B} and M_{4A} – M_{4B} act as conventional current mirrors. However, for a large positive V_{id} , current I_{1B} in M_{1B} is lower than current I_{2B} in M_{2B} , leading to a voltage drop $\Delta V = R(I_{2B} - I_{1B})/2$ in R_1 and R_2 . This voltage drop is added to the quiescent gate voltage of M_{3A} and subtracted from the quiescent gate voltage of M_{4A} , yielding a large output current leaving the OTA. Analogously, for a large negative V_{id} voltage drop $\Delta V = R \cdot (I_{2B} - I_{1B})/2$ is negative, leading to a large output current entering the OTA. Hence, SR is improved without increasing quiescent currents.

Besides improved dynamic performance, LCMFB also increases small-signal performance thanks to the small-signal current gain provided by the LCMFB resistors and the ac small-signal ground at the common gate of M_{3B} – M_{4B} . An in-depth analysis of the small-signal and large-signal operation of the super class-AB RFC OTA is presented in Sections III and IV, respectively.

Several choices can be made for the adaptive biasing of the differential pair in Fig. 1(c). Three possibilities are reported in [8]. In this paper, two dc level shifters have been cross-coupled to the differential pair transistors, as shown in the detailed schematic of Fig. 2. These level shifters are

introduces a pole-zero pair due to the active current mirrors $M_{3A}-M_{3B}$ and $M_{4A}-M_{4B}$, $\omega_{p3} \approx -g_{m3B}/(C_{gs3A} + C_{gs3B})$, and $\omega_{z1} \approx -(1+K)\omega_{p3}$. Since this pole-zero pair is associated with NMOS devices, it is usually at relatively high frequency. However, large K values increase C_{gs3A} and thus decrease ω_{p3} . For this reason, practical K values in the RFC are around 2–4 [2].

In the proposed super class-AB RFC, the virtual signal ground at the common gate of $M_{3B}-M_{4B}$ cancels the effect of C_{gs3B} and C_{gs4B} , but R_1 and R_2 increase the resistance at the nodes corresponding to the drains of M_{3C} and M_{4C} . Hence, the non-dominant pole ω_{p3} becomes $\omega_{p3} \approx -1/[(R||r_{o2B})C_{gs3A}]$ and is the lowest frequency non-dominant pole even for moderate R values, yielding a PM in this case

PM

$$\begin{aligned} &\approx 90^\circ - \tan^{-1} \left(\frac{\text{GBW}}{f_{p3}} \right) \\ &\approx 90^\circ - \tan^{-1} \left\{ 2g_{m1A}(R||r_{o2B}) \frac{C_{gs3A}}{C_L} [1 + g_{m3A}(R||r_{o2B})] \right\}. \end{aligned} \quad (10)$$

Hence, to get, e.g., a target PM = 60°, the minimum load capacitance under these conditions is

$$C_{L,\min} \approx 3.46g_{m1A}(R||r_{o2B})[1 + g_{m3A}(R||r_{o2B})] C_{gs3A}. \quad (11)$$

Note from (10) that a large R value leads to a significant PM degradation. This has traditionally limited the performance of LCMFB schemes [9]. Fortunately, in super class-AB OTAs it is not necessary to use large R values to achieve very high SR and current efficiency, since the adaptive biasing of the differential input pair allows large voltage drops at the resistors without requiring large resistance values or large static power consumption.

C. Noise Analysis

An analysis of the equivalent input noise of the FC, RFC, and super class-AB RFC OTAs is presented in Appendix A. Regarding thermal noise, note from this analysis that the higher dc gain of the RFC and super class-AB RFC reduces the influence of the transistors in the output branch on the input-referred noise, as expected. It is not possible to determine the topology with the lowest thermal noise, as it depends on g_m and R values chosen. However, just to have a numerical example, assuming that $g_{m1A} = g_{m3B} = g_{m9} = g_{m3A}/3$ and that $R = 10/g_{m3B}$, the RFC OTA and super class-AB RFC OTA have a 18% and 55% lower input-referred thermal noise than the FC OTA, respectively. A higher R value further decreases the input noise due to the increased dc gain, but it also degrades PM as described previously.

Concerning flicker noise, note from the analysis of Appendix A the reduction of flicker noise achieved in the super class-AB RFC OTA, which is due to the lower influence of the NMOS transistors (which generate the larger flicker noise) when the noise generated by them is referred to the input, thanks to the larger dc gain.

IV. LARGE-SIGNAL PERFORMANCE

A critical factor in the settling performance of the OTA is the SR. Assuming a capacitive load, it is given by $\text{SR} = I_{\text{omax}}/C_{\text{out}}$, with I_{omax} the maximum output current, and $C_{\text{out}} \approx C_L$ if as usually load capacitance C_L is much larger than the intrinsic capacitance at the output node. The SR of the FC OTA of Fig. 1(a) is

$$\text{SR}_{\text{FC}+} = \text{SR}_{\text{FC}-} = \frac{2I_B}{C_L} \quad (12)$$

since the maximum current sourced to the load of sunk from it is $2I_B$. Symmetrical positive and negative slews are achieved, but the maximum output current is limited by the bias current. Hence, a tradeoff between SR and static power consumption arises. The SR in the RFC OTA is approximately [2]

$$\text{SR}_{\text{RFC}+} = \text{SR}_{\text{RFC}-} = \frac{2KI_B}{C_L} \quad (13)$$

which is higher than for the FC OTA for $K > 1$ but still experiencing the same tradeoff.

The approximate theoretical SR of the super class-AB RFC OTA of Fig. 2 is deduced in Appendix B, yielding

$$\text{SR}_+ \approx \frac{\beta_{3A}}{2C_L} \left(\sqrt{\frac{\beta_{2B}}{2\beta_{3B}}} A + \frac{R_1\beta_{2B}}{4} A^2 \right)^2 \quad (14)$$

$$\text{SR}_- \approx \frac{\beta_{4A}}{2C_L} \left(\sqrt{\frac{\beta_{1B}}{2\beta_{4B}}} A + \frac{R_2\beta_{1B}}{4} A^2 \right)^2 \quad (15)$$

with $\beta_i = \mu C_{\text{ox}}(W/L)_i$ and A being the amplitude of the differential input step. Note that a large value not bound by I_B can be achieved. Expressions (14) and (15) are a theoretical limit. In practice values of SR are lower since some transistors leave the saturation region for large input steps (e.g., by the limitation of drain voltage set by the cascode transistors) and due to the second-order effects which are not accounted for in the simple MOS square-law model. However, these expressions reflect that large SR can be achieved without increasing static power and show the main parameters influencing SR.

V. FULLY DIFFERENTIAL VERSION

An FD version of the OTA of Fig. 2 can be simply obtained by replacing the output current mirror by two matched current sources and including a common-mode feedback (CMFB) circuit. The analysis of Sections III and IV essentially applies to this FD implementation. However, as for the FD RFC OTA, there is a potential asymmetry in the charge/discharge rate of the outputs that can be balanced by a fast and accurate CMFB [2].

An alternative FD implementation is shown in Fig. 3 based on [11]. The gates of M_9 and M_{10} are connected to the gates of M_{2D} and M_{1D} , respectively. Hence, current in M_{1D} and M_{2D} is copied to the output branches, increasing G_m of the OTA and therefore its dc gain and GBW.




Fig. 3. FD super class-AB RFC OTA.

VI. DESIGN METHODOLOGY

Amplifier design is application specific, so it is difficult to outline a generic design strategy. However, in most cases GBW, PM, and SR are the key design criteria. Hence, (9), (10), (14), and (15) can be used as a starting point for a preliminary hand-calculation design of a super class-AB RFC OTA. Common design practices can be used for choosing the transistor aspect ratios [2]. Thus, input transistors M_{1A} , M_{1B} , and M_{1C} and M_{2A} , M_{2B} , and M_{2C} have typically large aspect ratio and are biased in moderate or even weak inversion to increase GBW and minimize input offset and noise. Moreover, this choice also reduces their $|V_{DS,sat}|$, maximizing CMIR as discussed in Section II. A critical design choice is the value of R , as it represents a tradeoff between increase of GBW, SR, reduction of input noise and increase of PM, and silicon area. For a given power budget (hence I_B), C_L and minimum PM, (10) can be used to estimate the maximum R , which can then be used in (9) to estimate the GBW and (to a first-order approach) the SR using (14) and (15). This procedure can be the starting point to refine R value and aspect ratios during computer simulations.

VII. SIMULATION AND MEASUREMENT RESULTS

The super class-AB RFC of Fig. 2 was fabricated in a $0.5\text{-}\mu\text{m}$ double-poly, three-metal n-well CMOS technology with nominal NMOS and PMOS threshold voltages of $V_{TN} = 0.67\text{ V}$ and $V_{TP} = -0.96\text{ V}$, respectively. Both the FC and RFC OTAs of Fig. 1(a) and (b) are also fabricated on the same test chip prototype for comparison purposes. The three OTAs were available on the chip in both open loop and in unity-gain closed-loop configuration. Resistors R_1 and R_2 were made by a high resistance polysilicon layer available in the technology. They have a nominal value of $10\text{ k}\Omega$ and were interdigitized and surrounded by dummy strips for improved matching. Similar conventional matching techniques were also used for the transistors. A microphotograph of the three OTAs is shown in Fig. 4, where their relative area requirements can be observed. Transistor dimensions are summarized in Table I.




Fig. 4. Test chip microphotograph.

TABLE I
TRANSISTOR ASPECT RATIOS

Transistor	W/L ($\mu\text{m}/\mu\text{m}$)
M_{1A} - M_{2A}	190/0.6
M_{1B} - M_{2B}	190/0.6
M_{1C} - M_{2C}	190/0.6
M_{1D} - M_{2D}	60/0.6
M_{3A} - M_{4A}	180/0.6
M_{3B} - M_{4B}	60/0.6
M_{3C} - M_{4C}	60/0.6
M_5 - M_6	120/0.6
M_7 - M_8	200/0.6
M_9 - M_{10}	200/0.6

The supply voltages employed in all the measurements were $\pm 1\text{ V}$, and the bias current I_B was $10\text{ }\mu\text{A}$. Externally applied cascode bias voltages V_{CP} and V_{CN} were -0.5 and 0.3 V , respectively. An off-chip ceramic load capacitor of 47 pF was connected to the output of the OTAs for measurements. As the OTA outputs were directly connected to bonding pads and the test probe is connected without a buffer, the total load capacitance is increased by the pad, board, and test probe capacitance. The estimated total value of C_L is hence of approximately 70 pF .

Fig. 5 shows the simulated open-loop ac small signal response of the amplifiers. The dc gain of the FC, RFC, and super class-AB RFC is 60.3 , 68.4 , and 76.8 dB , respectively. Note the increased value of the super class-AB RFC OTA versus the RFC OTA due to the LCMFB technique, as expected. The GBW of the FC, RFC, and super class-AB RFC is 500.7 kHz , 975 kHz , and 3 MHz , respectively. Hence, the super class-AB RFC OTA shows an increase in GBW by a factor 6 when compared to the FC OTA and about 3 versus the RFC OTA. The PM of FC, RFC, and super class-AB RFC is 89° , 86.7° , and 75.1° , respectively. At 3 MHz , the PM of the RFC OTA is 79.6° so the super class-AB RFC OTA leads to a degradation of 4.5° for the reason described in Section III-B.




Fig. 5. Simulated ac open-loop response of the FC, RFC and super class-AB RFC OTAs.

The experimental setup employed for different measurements is shown in Fig. 6. For output current measurements, as shown in Fig. 6(a), the OTAs in open-loop configuration were driven by the differential output of an Agilent 33522A arbitrary waveform generator, and the output was connected to a transresistance amplifier for voltage-to-current conversion. The resulting voltage was applied to a Tektronix TDS 5104 oscilloscope for capture and display.

As shown in Fig. 6(b), for time-domain measurements the Agilent 33522A signal is applied to the OTAs in unity-gain closed-loop configuration and the unbuffered output is directly connected to the TDS 5104 oscilloscope using a conventional test probe. For distortion analysis, the output signal was applied to a Hewlett Packard 89410A Vector Signal Analyzer. The HP 89410A was also used for frequency response measurements, as shown in Fig. 6(c), using a chirp sweep. The setup employed for noise measurements is shown in Fig. 6(d). An external amplifier with a gain 10 was used to amplify noise, and its output was connected to the HP 89410A.

Fig. 7 shows the measured output current of the three OTAs for a differential input voltage ranging from -0.2 to 0.2 V. Note that the output current of the FC and RFC OTA is limited by the bias current as they operate in class A. The super class-AB RFC OTA features much larger output currents for large input signals, not limited by the bias current.

The measured response the OTAs using a 1-MHz, 0.5-V periodic square wave with dc level of -0.3 V at the input is shown in Fig. 8, as well as the input waveform. Note the faster settling of the proposed super class-AB RFC OTA. The measured SR_+ for the FC OTA and RFC OTA is 0.20 and 0.38 V/ μ s, respectively. The measured SR_+ for the super class-AB RFC OTA is 13.2 V/ μ s, which corresponds to an increase factor of 66 and 34.7 versus the FC and RFC OTAs, respectively, for the same quiescent current and C_L . An 8% undershoot is observed at the falling edge, which is attributed to the adaptive biasing when it operates with very low input voltages. Note, however, that the output is damped in a cycle, denoting the stable closed-loop operation of the amplifier.




Fig. 6. Measurement setup. (a) Output current measurements. (b) Time-domain measurements. (c) Frequency response measurements. (d) Noise measurements.




Fig. 7. Measured output current of the FC, RFC, and super class-AB RFC OTAs versus differential input voltage.

No overshoot/undershoot is observed for small input steps, as expected from the PM of 75.1° .

Fig. 9 shows the measured total harmonic distortion (THD) of the three OTAs for an input sinusoid of 25 kHz and peak-to-peak amplitude ranging from 200 mV to 1 V. Note that

TABLE II
SUMMARY OF MEASUREMENT RESULTS AND PERFORMANCE COMPARISON

Parameter	FC OTA	RFC OTA	Proposed OTA	[12]	[13]	[14]	[15]	[16]	[17]
CMOS process	0.5 μm	0.5 μm	0.5 μm	0.18 μm	0.18 μm	0.35 μm	0.5 μm	0.18 μm	0.18 μm
Supply voltage	± 1 V	± 1 V	± 1 V	0.8 V	0.5 V	1 V	± 1.25 V	0.7 V	1.8 V
Capacitive load	70 pF	70 pF	70 pF	8 pF	20 pF	15 pF	25 pF	20 pF	200 pF
Fully differential	No	No	No	Yes	Yes	No	No	No	Yes
Compensation	Load cap.	Load cap.	Load cap.	Load cap.	Miller	Miller	RNMC	RNMC	Load cap.
SR+	0.20 V/ μs	0.38 V/ μs	13.2 V/ μs	0.14 V/ μs	2.89 V/ μs	2.53 V/ μs	2.7 V/ μs	1.8 V/ μs	74.1 V/ μs
SR-	-0.66 V/ μs	-1.5 V/ μs	-25.3 V/ μs	--	--	-1.37 V/ μs	-3.3 V/ μs	-3.8 V/ μs	--
Pos. Settling	2.70 μs	1.72 μs	120 ns	--	--	224 ns	--	1.3 μs	--
Neg. Settling	1.84 μs	560 ns	100 ns	--	--	--	--	1 μs	--
THD	-37.8 dB @25kHz, 0.5V _{pp}	-47.4 dB @25kHz, 0.5V _{pp}	-55.5 dB @25kHz, 0.5V _{pp}	-52 dB @1kHz, 0.5V _{pp}	-40dB @0.4V _{pp}	--	-47.1 dB @2V _{pp}	-40.1 dB @250kHz, 0.4V _{pp}	--
DC gain (*)	60.3 dB	68.4 dB	76.8 dB	51 dB	52 dB	88.3 dB	63.4 dB	57.5 dB	72 dB
PM (*)	89°	86.7°	75.1°	60°	--	66.1°	83°	60°	50°
GBW	530 kHz	980 kHz	3.4 MHz	57 kHz	2.5 MHz	11.67 MHz	4.9 MHz	3 MHz	86.5 MHz
CMRR @DC	97 dB	111 dB	112 dB	--	78 dB	40 dB	80 dB	19 dB	--
PSRR+ @DC	73 dB	82 dB	92 dB	--	76 dB	40 dB	61.2 dB	52.1 dB	--
PSRR-@DC	93 dB	104 dB	113 dB	--	--	--	--	66.4 dB	--
Eq. input noise @1MHz	35 nV/ $\sqrt{\text{Hz}}$	30 nV/ $\sqrt{\text{Hz}}$	23 nV/ $\sqrt{\text{Hz}}$	--	80 nV/ $\sqrt{\text{Hz}}$	<60 nV/ $\sqrt{\text{Hz}}$	--	100 nV/ $\sqrt{\text{Hz}}$	--
Power	80 μW	80 μW	100 μW	1.2 μW	110 μW	197 μW	437.5 μW	25.4 μW	11.9 mW
Area	0.022 mm ²	0.026 mm ²	0.030 mm ²	0.057 mm ²	0.026 mm ²	0.157 mm ²	0.029 mm ²	0.020 mm ²	0.070 mm ²

(*) Simulation




Fig. 8. Measured response of the FC, RFC, and super class-AB RFC OTAs to a square input signal.

the proposed super class-AB RFC OTA achieves the lowest distortion, which is attributed to the higher dc open-loop gain and the improved settling performance. The main contribution to distortion in the three OTAs is due to the second harmonic, as expected for single-ended topologies.

A summary of the main measurement results obtained for the three OTAs is provided in Table II, also including data for other OTAs reported to date for comparison. GBW is approximated by the measured bandwidth of the OTAs in unity-gain




Fig. 9. Measured THD versus input amplitude of the FC, RFC, and super class-AB RFC OTAs.

configuration, since the non-dominant poles are beyond the unity-gain bandwidth. Note that the proposed OTA improves both small-signal and large-signal performances, in agreement with the analysis presented in Sections III and IV. Increase in the measured GBW versus the value in simulation for the proposed OTA is mainly attributed to process variations of the polysilicon resistors implementing R . Parameters like common-mode rejection ratio (CMRR), power supply rejection ratio (PSRR), and equivalent input noise density are enhanced mainly due to the higher dc gain of the proposed OTA. The drawbacks are the lower value of the PM, the 25% extra quiescent power consumption due to the added current sources $I_B/2$ in the adaptive biasing, and a 15% extra silicon area due to the adaptive biasing and the resistors. It is also possible to scale down by a factor n transistors M_{1C} and M_{2C} ,




Fig. 10. Performance comparison using two FoM.




Fig. 11. Circuit for simulation of FD OTAs.

TABLE III
SIMULATION RESULTS—FD OTAs

Parameter	Conventional FD OTA	FD OTA Fig. 3
SR+	9 V/μs	9 V/μs
SR-	-9 V/μs	-10 V/μs
THD @ 100 kHz 0.5Vpp	-63 dB	-72 dB
DC gain	74.6 dB	76 dB
PM	76°	74°
GBW	3 MHz	4.1 MHz
Eq. input noise @1MHz	15 nV/√Hz	14 nV/√Hz
Power (inc. CMFB)	140 μW	140 μW

scaling by the same factor the FVF bias current and leading to just a 25/n% extra power.

To simplify comparison with the OTAs in Table II, two conventional figures of merit (FoMs) have been employed: $\text{FoM}_1 = \text{SR} \cdot C_L / I_{\text{supply}} = I_{\text{max}L} / I_{\text{supply}}$, where I_{supply} is the total current consumption, which evaluates large-signal performance versus power, and $\text{FoM}_2 = 100 \cdot \text{GBW} \cdot C_L / I_{\text{supply}}$ (MHz · pF/μA) which indicates small-signal performance versus power. The results are presented graphically in Fig. 10. Note that the super class-AB RFC OTA shows improved performance for both FoMs.

Both the conventional FD implementation of the super class-AB RFC OTA (replacing the output PMOS current mirror by two matched current sources) and that of Fig. 3 are tested in simulation. Time-domain simulations were done using the configuration of Fig. 11. The same component dimensions, supply voltage, and bias currents as for the single-ended

version were employed. The CMFB circuit of [18] controlling NMOS current sources was used in both OTAs to get a fast and accurate CMFB loop. Table III summarizes the main results, evidencing the improvement of the OTA of Fig. 3.

VIII. CONCLUSION

A simple modification of the RFC OTA has been proposed, which leads to a super class-AB implementation. The use of adaptive biasing of the differential pair and LCMFB leads to the improved small-signal and large-signal performances. Measurement results show a significant increase in SR and GBW as well as fast settling. The OTA can be employed in low-voltage low-power circuits requiring a good performance/power tradeoff.

APPENDIX A

The most relevant noise sources in CMOS analog circuits are thermal and flicker noise. Assuming operation in saturation, a simplified expression of the spectral density of the noise current of a MOS transistor is [19]

$$I_n^2(f) = 4\delta k_B T g_m + \frac{K_f g_m^2}{\text{WLC}_{\text{ox}} f} = 4\delta k_B T g_m + \frac{2\mu K_f I_D}{L^2 f} \quad (\text{A-1})$$

with k_B being Boltzmann's constant, T being the absolute temperature, μ being the carrier mobility, and K_f being a technology-dependent parameter which is also dependent on device characteristics. Factor δ varies from 1/2 to 2/3 from weak to strong inversion. The first and second terms in (A-1) correspond to the thermal and flicker noise, respectively. Expression (A-1) represents a good tradeoff between simplicity, accuracy, and validity in all the inversion regions.

Assuming as usually that all noise sources are uncorrelated, and for simplicity the same δ factor for all transistors, the input-referred mean-square thermal noise of the FC OTA in a bandwidth Δf is

$$\overline{v_{\text{nt, inFC}}^2} = \frac{2\delta k_B T \Delta f}{g_{m1A}} \left(2 + \frac{g_{m3A}}{g_{m1A}} + \frac{g_{m3B}}{g_{m1A}} + \frac{g_{m9}}{g_{m1A}} \right) \quad (\text{A-2})$$

and that of the RFC OTA is

$$\overline{v_{\text{nt, inRFC}}^2} = \frac{8\delta k_B T \Delta f}{g_{m1A} (1 + K)^2} \left[1 + K^2 + (1 + K) \frac{g_{m3A}}{g_{m1A}} + \frac{g_{m9}}{g_{m1A}} \right] \quad (\text{A-3})$$

which for the implemented value of $K = 3$ becomes

$$\overline{v_{\text{nt, inRFC}}^2} = \frac{2\delta k_B T \Delta f}{g_{m1A}} \left(\frac{5}{2} + \frac{g_{m3A}}{g_{m1A}} + \frac{1}{4} \frac{g_{m9}}{g_{m1A}} \right). \quad (\text{A-4})$$

The expression for the super class-AB RFC OTA is

$$\overline{v_{\text{nt, inAB}}^2} = \frac{2\delta k_B T \Delta f}{g_{m1A}} \left[\frac{g_{m3A} + g_{m9}}{g_{m1A} (1 + g_{m3A} R)^2} + \frac{1 + 2(g_{m3A} R)^2}{(1 + g_{m3A} R)^2} + \frac{1}{g_{m1A}} \left(\frac{g_{m3A} R}{1 + g_{m3A} R} \right)^2 \left(g_{m3B} + \frac{1}{\delta R} \right) \right] \quad (\text{A-5})$$

when $R \gg 1/g_{m3A}$ becomes

$$\overline{v_{\text{nt, inAB}}^2} \approx \frac{2\delta k_B T \Delta f}{g_{m1A}} \left(2 + \frac{g_{m3B}}{g_{m1A}} + \frac{1}{\delta g_{m1A} R} \right). \quad (\text{A-6})$$

Concerning flicker noise, assuming again uncorrelated noise sources and the same K_f for all the transistors of the same type (NMOS or PMOS), the expression for the input-referred spectral noise density of the FC OTA is

$$V_{nf,inFC}^2(f) = \frac{2K_{fp}}{C_{ox}fW_1L_1} \left[1 + \left(\frac{L_1}{L_9} \right)^2 + 2 \frac{K_{fn}\mu_n}{K_{fp}\mu_p} \left(\frac{L_1}{L_3} \right)^2 \right] \quad (A-7)$$

and for the RFC OTA it is

$$V_{nf,inRFC}^2(f) = \frac{2K_{fp}}{C_{ox}fW_{1A}L_{1A}} \left[\frac{1+K^2}{(1+K)^2} + \frac{2}{(1+K)^2} \left(\frac{L_{1A}}{L_9} \right)^2 + \frac{K_{fn}\mu_n}{K_{fp}\mu_p} \frac{K}{1+K} \left(\frac{L_{1A}}{L_{3B}} \right)^2 \right] \quad (A-8)$$

The input-referred flicker noise spectral density of the super class-AB RFC OTA is

$$V_{nf,inAB}^2(f) = \frac{K_{fp}}{2C_{ox}fW_{1A}L_{1A}(1+g_{m3A}R)^2} \times \left\{ 1 + 2 \left(\frac{L_{1A}}{L_9} \right)^2 + 3 \frac{K_{fn}\mu_n}{K_{fp}\mu_p} \left(\frac{L_{1A}}{L_{3A}} \right)^2 + (g_{m3A}R)^2 \left[2 + \frac{K_{fn}\mu_n}{K_{fp}\mu_p} \left(\frac{L_{1A}}{L_{3B}} \right)^2 \right] \right\} \quad (A-9)$$

In our design all the transistors were implemented with the same L (the minimum one available in the technology), so that expressions for the flicker noise of the FC OTA, RFC OTA with $K = 3$, and super class-AB RFC OTA with $R \gg 1/g_{m3A}$ are

$$V_{nf,inFC}^2(f) = \frac{4K_{fp}}{C_{ox}fW_1L_1} \left(1 + \frac{K_{fn}\mu_n}{K_{fp}\mu_p} \right) \quad (A-10)$$

$$V_{nf,inRFC}^2(f) = \frac{4K_{fp}}{C_{ox}fW_{1A}L_{1A}} \frac{3}{8} \left(1 + \frac{K_{fn}\mu_n}{K_{fp}\mu_p} \right) \quad (A-11)$$

$$V_{nf,inAB}^2(f) \approx \frac{4K_{fp}}{C_{ox}fW_{1A}L_{1A}} \frac{3}{8} \left(\frac{2}{3} + \frac{1}{3} \frac{K_{fn}\mu_n}{K_{fp}\mu_p} \right) \quad (A-12)$$

APPENDIX B

The theoretical SR for the super class-AB RFC OTA of Fig. 2 will be derived for simplicity using the conventional square-law drain current model for transistors in the saturation region, and neglecting channel length modulation and short-channel effects. Thus, if a large positive V_{id} is applied, current in transistor M_{2B} becomes

$$I_{2B} = \frac{\beta_{2B}}{2} \left(\sqrt{\frac{I_B}{\beta_{1B}}} + V_{id} \right)^2 \quad (B-1)$$

with $\beta_i = \mu_p C_{ox}(W/L)_i$. Current in transistors M_{1A} and M_{1B} becomes negligible. Hence, a differential current

$I_d = I_{2B} - I_{1B} \approx I_{2B}$ flows in M_{1B} – M_{2B} , yielding a current $I_d/2$ flowing through the resistors. Current in transistors M_{3B} , M_{3C} , M_{4B} , and M_{4C} is $I_{cm} = (I_{2B} + I_{1B})/2 \approx I_{2B}/2$. Therefore, current in transistor M_{3A} becomes

$$I_{3A} = \frac{\beta_{3A}}{2} \left(\sqrt{\frac{2I_{cm}}{\beta_{3B}}} + \frac{R_1 I_d}{2} \right)^2 \approx \frac{\beta_{3A}}{2} \left(\sqrt{\frac{I_{2B}}{\beta_{3B}}} + \frac{R_1 I_{2B}}{2} \right)^2 \quad (B-2)$$

while current in M_{4A} becomes negligible due to the large negative swing at its gate created by the voltage drop at R_2 . This increases the drain voltage of M_{4A} and drives M_{2A} into deep triode. The large current I_{3A} is mirrored by the PMOS current mirror M_9 – M_{10} , yielding an output current

$$I_{out} \approx \frac{\beta_{3A}}{2} \left(\sqrt{\frac{2I_{cm}}{\beta_{3B}}} + \frac{R_1 I_d}{2} \right)^2 \approx \frac{\beta_{3A}}{2} \left(\sqrt{\frac{\beta_{2B}}{2\beta_{3B}}} V_{id} + \frac{R_1 \beta_{2B}}{4} V_{id}^2 \right)^2 \quad (B-3)$$

Hence, for a differential input step of A volts, the SR_+ is resulted in (14). Similarly, for a large negative $-V_{id}$ it can be found that the output current is

$$I_{out} \approx -\frac{\beta_{4A}}{2} \left(\sqrt{\frac{\beta_{1B}}{2\beta_{4B}}} V_{id} + \frac{R_2 \beta_{1B}}{4} V_{id}^2 \right)^2 \quad (B-4)$$

where the minus sign denotes current entering the OTA. Thus, for a differential input step A , (15) is obtained.

REFERENCES

- [1] P. Y. Wu, V. S.-L. Cheung, and H. C. Luong, "A 1-V 100-MS/s 8-bit CMOS switched-opamp pipelined ADC using loading-free architecture," *IEEE J. Solid-State Circuits*, vol. 42, no. 4, pp. 730–738, Apr. 2007.
- [2] R. S. Assaad and J. Silva-Martinez, "The recycling folded cascode: A general enhancement of the folded cascode amplifier," *IEEE J. Solid-State Circuits*, vol. 44, no. 9, pp. 2535–2542, Sep. 2009.
- [3] K. Nakamura and L. R. Carley, "An enhanced fully differential folded-cascode op amp," *IEEE J. Solid-State Circuits*, vol. 27, no. 4, pp. 563–568, Apr. 1992.
- [4] J. Adut, J. Silva-Martinez, and M. Rocha-Perez, "A 10.7-MHz sixth-order SC ladder filter in 0.35- μ m CMOS technology," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 53, no. 8, pp. 1625–1635, Aug. 2006.
- [5] Y. L. Li, K. F. Han, X. Tan, N. Yan, and H. Min, "Transconductance enhancement method for operational transconductance amplifiers," *Electron. Lett.*, vol. 46, no. 19, pp. 1321–1323, Sep. 2010.
- [6] Z. Yan, P.-I. Mak, and R. P. Martins, "Double recycling technique for folded-cascode OTA," *Analog Integr. Circuits Signal Process.*, vol. 71, no. 1, pp. 137–141, Apr. 2012.
- [7] M. Yavari and T. Moosazadeh, "A single-stage operational amplifier with enhanced transconductance and slew rate for switched-capacitor circuits," *Analog Integr. Circuits Signal Process.*, vol. 79, no. 3, pp. 589–598, Jun. 2014.
- [8] A. J. Lopez-Martín, S. Baswa, J. Ramirez-Angulo, and R. G. Carvajal, "Low-voltage super class AB CMOS OTA cells with very high slew rate and power efficiency," *IEEE J. Solid-State Circuits*, vol. 40, no. 5, pp. 1068–1077, May 2005.
- [9] J. Ramirez-Angulo and M. Holmes, "Simple technique using local CMFB to enhance slew rate and bandwidth of one-stage CMOS op-amps," *Electron. Lett.*, vol. 38, no. 23, pp. 1409–1411, Nov. 2002.

- [10] R. G. Carvajal *et al.*, "The flipped voltage follower: A useful cell for low-voltage low-power circuit design," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 52, no. 7, pp. 1276–1291, Jul. 2005.
- [11] V. Peluso, P. Vancorenland, M. Steyaert, and W. Sansen, "900 mV differential class AB OTA for switched OpAmp applications," *Electron. Lett.*, vol. 33, no. 17, pp. 1455–1466, Aug. 1997.
- [12] M. R. V. Bernal, S. Celma, N. Medrano, and B. Calvo, "An ultralow-power low-voltage Class-AB fully differential OpAmp for long-life autonomous portable equipment," *IEEE Trans. Circuits Syst., II, Exp. Briefs*, vol. 59, no. 10, pp. 643–647, Oct. 2012.
- [13] S. Chatterjee, Y. Tsididis, and P. Kinget, "A 0.5-V bulk-input fully differential operational transconductance amplifier," in *Proc. ESSCIRC*, Leuven, Belgium, Sep. 2004, pp. 147–150.
- [14] L. Zuo and S. K. Islam, "Low-voltage bulk-driven operational amplifier with improved transconductance," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 8, pp. 2084–2091, Aug. 2013.
- [15] P. R. Surkanti and P. M. Furth, "Converting a three-stage pseudoclass-AB amplifier to a true-class-AB amplifier," *IEEE Trans. Circuits Syst., II, Exp. Briefs*, vol. 59, no. 4, pp. 229–233, Apr. 2012.
- [16] E. Cabrera-Bernal, S. Pennisi, A. D. Grasso, A. Torralba, and R. G. Carvajal, "0.7-V three-stage Class-AB CMOS operational transconductance amplifier," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 63, no. 11, pp. 1807–1815, Nov. 2016.
- [17] S. Sutula, M. Dei, L. Teres, and F. Serra-Graells, "Variable-mirror amplifier: A new family of process-independent Class-AB single-stage OTAs for low-power SC circuits," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 63, no. 8, pp. 1101–1110, Aug. 2016.
- [18] A. J. Lopez-Martin, M. P. Garde, and J. Ramirez-Angulo, "Class AB differential difference amplifier for enhanced common-mode feedback," *Electron. Lett.*, vol. 53, no. 7, pp. 454–456, Mar. 2017.
- [19] T. C. Carusone, D. A. Johns, and K. W. Martin, *Analog Integrated Circuit Design*, 2nd ed. New York, NY, USA: Wiley, 2013, pp. 380–382.



M. Pilar Garde (S'17) was born in Tudela, Spain, in 1989. She received the M.Sc. degree in electrical engineering from the Public University of Navarra, Pamplona, Spain, in 2014, where she is currently pursuing the Ph.D. degree with the Institute of Smart Cities.

In 2017, she joined the Klipsch School of Electrical Engineering, New Mexico State University, Las Cruces, NM, USA, as an Invited Researcher. In 2018, she joined ICTM, University of Louvain, Louvain-la-Neuve, Belgium, as an Invited

Researcher. Her current research interests include low-voltage analog and mixed-mode integrated circuits and energy harvesting systems.



Antonio Lopez-Martin (M'04–SM'11) received the M.S. and Ph.D. degrees (Hons.) from the Public University of Navarra, Pamplona, Spain, in 1995 and 1999, respectively.

He has been a Visiting Professor with New Mexico State University, Las Cruces, NM, USA, and an Invited Researcher with the Swiss Federal Institute of Technology (ETH), Zurich, Switzerland. He is currently a Professor with the Public University of Navarra and an Adjunct Professor with New Mexico State University. He is a consultant for

several companies. He has authored over 400 technical contributions in books, journals and conferences, and holds six international patents. His current research interests include wireless transceivers and sensor interfaces with emphasis on low-voltage low-power implementations.

Dr. Lopez is currently the Chair of the IEEE CASS Spain Chapter. He was an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-II: Express Briefs (2006–2007) and the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: Regular Papers (2008–2009). He is also with the Technical Committee of various conferences. He was a recipient of the Talgo Technological Innovation Award in 2012, the ANIT's Engineer of the Year Award in 2008, the Caja Navarra Research Award in 2007, the Young Investigator Award from the Complutense University of Madrid in 2006, the 2005 IEEE Transactions on Education Best Paper Award, and the European Center of Industry and Innovation (CEIN) Award in 2004 for excellence in transfer of research results to industry.



Ramón Gonzalez Carvajal (M'99–SM'04) was born in Seville, Spain. He received the M.Sc. degree in electrical engineering and the Ph.D. degree (Hons.) from the University of Seville, Seville, in 1995 and 1999, respectively.

Since 1996, he has been with the Department of Electronic Engineering, School of Engineering, University of Seville, where he has been an Associate Professor since 1996 and a Professor since 2002. He was an Invited Researcher with the Klipsch School of Electrical Engineering, New Mexico State

University (NMSU), Las Cruces, NM, USA, in 1999 and 2001–2004, and also with the Department of Electrical Engineering, Texas A&M University, College Station, TX, USA, in 1997. He was an Adjunct Professor with the Klipsch School of Electrical Engineering, NMSU. He has authored over 130 papers in international journals and 200 in international conferences. His current research interests include low-voltage low-power analog circuit design, A/D and D/A conversion, and analog and mixed signal processing.



Jaime Ramírez-Angulo (F'00) received the B.Sc. degree in communications and electronic engineering (Professional degree), the M.S.E.E. degree from the National Polytechnic Institute, Mexico City, Mexico, and the Dr.-Ing. degree from the University of Stuttgart, Stuttgart, Germany, in 1974, 1976, and 1982, respectively.

He was a Professor with the National Institute for Astrophysics Optics and Electronics (INAOE) and also with Texas A&M University, College Station, TX, USA. He is currently a Klipsch Distinguished

Professor, and the Director of the Mixed-Signal VLSI Lab, Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM, USA. His current research interests include various aspects of design and test of analog and mixed-signal very large scale integrated circuits.