

IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



JUNE 2018

VOLUME 53

NUMBER 6

IJSCBC

(ISSN 0018-9200)

REGULAR PAPERS

Wideband Dual-Injection Path Self-Interference Cancellation Architecture for Full-Duplex Transceivers	1563
..... <i>T. Zhang, C. Su, A. Najafi, and J. C. Rudell</i>	
A Reconfigurable Architecture Using a Flexible LO Modulator to Unify High-Sensitivity Signal Reception and Compressed-Sampling Wideband Signal Detection	1577
..... <i>T. Haque, M. Bajor, Y. Zhang, J. Zhu, Z. A. Jacobs, R. B. Kettlewell, J. Wright, and P. R. Kinget</i>	
Design and Analysis of a Programmable Receiver Front End Based on Baseband Analog-FIR Filtering Using an LPTV Resistor	1592
..... <i>S. Hameed and S. Pamarti</i>	
A Chopping Switched-Capacitor RF Receiver With Integrated Blocker Detection	1607
..... <i>Y. Xu and P. R. Kinget</i>	
A 0.18-V 382- μ W Bluetooth Low-Energy Receiver Front-End With 1.33-nW Sleep Power for Energy-Harvesting Applications in 28-nm CMOS	1618
..... <i>H. Yi, W.-H. Yu, P.-I. Mak, J. Yin, and R. P. Martins</i>	
Design of 1.8-mW PLL-Free 2.4-GHz Receiver Utilizing Temperature-Compensated FBAR Resonator	1628
..... <i>K. Wang, L. Qiu, J. Koo, R. Ruby, and B. Otis</i>	
A Near-Zero-Power Wake-Up Receiver Achieving -69 -dBm Sensitivity	1640
..... <i>P.-H. P. Wang, H. Jiang, L. Gao, P. Sen, Y.-H. Kim, G. M. Rebeiz, P. P. Mercier, and D. A. Hall</i>	
A 500-MHz Bandwidth 7.5-mV _{pp} Ripple Power-Amplifier Supply Modulator for RF Polar Transmitters	1653
..... <i>C. Kim, C.-S. Chae, Y.-S. Yuk, C. M. Thomas, Y.-G. Kim, J.-K. Kwon, S. Ha, G. Cauwenberghs, and G.-H. Cho</i>	
Split-Array, C-2C Switched-Capacitor Power Amplifiers	1666
..... <i>Z. Bai, A. Azam, D. Johnson, W. Yuan, and J. S. Walling</i>	
Power-Efficient W-Band (92–98 GHz) Phased-Array Transmit and Receive Elements With Quadrature-Hybrid-Based Passive Phase Interpolator	1678
..... <i>S. Afroz, H. Kim, and K.-J. Koh</i>	
A Self-Tuning Resonant-Inductive-Link Transmit Driver Using Quadrature Symmetric Delay Trimmable Phase-Switched Fractional Capacitance	1694
..... <i>H. Kennedy, R. Bodnar, T. Lee, and W. Redman-White</i>	
A 2.4-GHz RF Fractional- N Synthesizer With $BW = 0.25f_{REF}$	1707
..... <i>L. Kong and B. Razavi</i>	
Digital Fractional- N PLLs Based on a Continuous-Time Third-Order Noise-Shaping Time-to-Digital Converter for a 240-GHz FMCW Radar System	1719
..... <i>M. B. Dayanik and M. P. Flynn</i>	

(Contents Continued on Back Cover)



0.04-mm ² 103-dB-A Dynamic Range Second-Order VCO-Based Audio $\Sigma\Delta$ ADC in 0.13- μ m CMOS	1731
..... <i>F. Cardes, E. Gutierrez, A. Quintero, C. Buffa, A. Wiesbauer, and L. Hernandez</i>	
A Bypass-Switching SAR ADC With a Dynamic Proximity Comparator for Biomedical Applications	1743
..... <i>T.-Y. Wang, H.-Y. Li, Z.-Y. Ma, Y.-J. Huang, and S.-Y. Peng</i>	
A 12-bit 150-MS/s Sub-Radix-3 SAR ADC With Switching Miller Capacitance Reduction	1755
..... <i>K.-H. Chang and C.-C. Hsieh</i>	
A 12-Bit 1.6, 3.2, and 6.4 GS/s 4-b/Cycle Time-Interleaved SAR ADC With Dual Reference Shifting and Interpolation	1765
..... <i>J.-W. Nam, M. Hassanpourghadi, A. Zhang, and M. S.-W. Chen</i>	
An FFE Transmitter Which Automatically and Adaptively Relaxes Impedance Matching	1780
..... <i>M. Choi, S. Lee, M. Lee, J.-H. Lee, J.-Y. Sim, H.-J. Park, and B. Kim</i>	
1.23-pJ/bit 25-Gb/s Inductor-Less Optical Receiver With Low-Voltage Silicon Photodetector	1793
..... <i>M. Moayedi Pour Fard, O. Liboiron-Ladouceur, and G. E. R. Cowan</i>	
Low-Jitter Multi-Output All-Digital Clock Generator Using DTC-Based Open Loop Fractional Dividers	1806
..... <i>A. Elkholy, S. Saxena, G. Shu, A. Elshazly, and P. K. Hanumolu</i>	
A 6.75–8.25-GHz –250-dB FoM Rapid ON/OFF Fractional-N Injection-Locked Clock Multiplier	1818
..... <i>A. Elkholy, A. Elmallah, M. G. Ahmed, and P. K. Hanumolu</i>	
An EEG-NIRS Multimodal SoC for Accurate Anesthesia Depth Monitoring	1830
..... <i>U. Ha, J. Lee, M. Kim, T. Roh, S. Choi, and H.-J. Yoo</i>	
0.293-mm ² Fast Transient Response Hysteretic Quasi- V^2 DC–DC Converter With Area-Efficient Time-Domain-Based Controller in 0.35- μ m CMOS	1844
..... <i>D.-H. Jung, K. Kim, S. Joo, and S.-O. Jung</i>	
A Hysteretic Buck Converter With 92.1% Maximum Efficiency Designed for Ultra-Low Power and Fast Wake-Up SoC Applications	1856
..... <i>F. Santoro, R. Kuhn, N. Gibson, N. Rasera, T. Tost, H. Graeb, B. Wicht, and R. Brederlow</i>	

COMMENTS AND CORRECTIONS	
Corrections to “Precision Passive-Charge-Sharing SAR ADC: Analysis, Design, and Measurement Results”	1869
..... <i>B. Chen, M. Maddox, M. C. W. Coln, Y. Lu, J. Shen, and L. D. Fernando</i>	
Corrections to “Energy-Efficient Hybrid Analog/Digital Approximate Computation in Continuous Time”	1870
..... <i>N. Guo, Y. Huang, T. Mai, S. Patil, C. Cao, M. Seok, S. Sethumadhavan, and Y. Tsividis</i>	
