

IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



SEPTEMBER 2018

VOLUME 53

NUMBER 9

IJSCBC

(ISSN 0018-9200)

SPECIAL SECTION ON THE 2017 IEEE BCTM AND IEEE CSICS CONFERENCES

EDITORIAL

Introduction to the Special Section on the 2017 IEEE BCTM and IEEE CSICS Conferences	<i>H. Wang and S. Shahramian</i>	2439
--	----------------------------------	------

SPECIAL SECTION PAPERS

A 61-GHz SiGe Transceiver Frontend for Energy and Data Transmission of Passive RFID Single-Chip Tags With Integrated Antennas	<i>C. Bredendiek, D. A. Funke, J. Schöpfel, V. Kloubert, B. Welp, K. Aufinger, and N. Pohl</i>	2441
A Multi-Phase Coupled Oscillator Using Inductive Resonant Coupling and Modified Dual-Tank Techniques	<i>R. Jiang, H. Noori, and F. F. Dai</i>	2454
D-Band Frequency Quadruplers in BiCMOS Technology	<i>M. Kucharski, M. H. Eissa, A. Malignaggi, D. Wang, H. J. Ng, and D. Kissinger</i>	2465
Design Considerations for a 100 Gbit/s SiGe-BiCMOS Power Multiplexer With $2V_{pp}$ Differential Voltage Swing ...	<i>C. Uhl, H. Hettrich, and M. Möller</i>	2479
A Fully Decoupled LC Tank VCO Topology for Amplitude Boosted Low Phase Noise Operation	<i>B. Sadhu, T. Anand, and S. K. Reynolds</i>	2488
A Capacitively Coupled, Pseudoreturn-to-Zero Input, Latched-Bias Data Receiver	<i>B. L. Mathieu, J. J. McCue, L. Duncan, B. Dupaix, H. M. Lavasani, and W. Khalil</i>	2500
Fully Integrated 94-GHz Dual-Polarized TX and RX Phased Array Chipset in SiGe BiCMOS Operating up to 105 °C	<i>W. Lee, J.-O. Plouchart, C. Ozdag, Y. Aydogan, M. Yeck, A. Cabuk, A. Kepkep, S. K. Reynolds, E. Apaydin, and A. Valdes-Garcia</i>	2512

REGULAR PAPERS

Wideband 240-GHz Transmitter and Receiver in BiCMOS Technology With 25-Gbit/s Data Rate	<i>M. H. Eissa, A. Malignaggi, R. Wang, M. Elkhoully, K. Schmalz, A. C. Ulusoy, and D. Kissinger</i>	2532
Simultaneously Broadband and Back-Off Efficient mm-Wave PAs: A Multi-Port Network Synthesis Approach	<i>C. R. Chappidi, X. Wu, and K. Sengupta</i>	2543
E-Band Multi-Phase LC Oscillators With Rotated-Phase-Tuning Using Implicit Phase Shifters	<i>L. Wu and Q. Xue</i>	2560
A 0.5-V 1.6-mW 2.4-GHz Fractional-N All-Digital PLL for Bluetooth LE With PVT-Insensitive TDC Using Switched-Capacitor Doubler in 28-nm CMOS	<i>N. Pourmousavian, F.-W. Kuo, T. Siriburanon, M. Babaie, and R. B. Staszewski</i>	2572

A Time-Interleaved 12-b 270-MS/s SAR ADC With Virtual-Timing-Reference Timing-Skew Calibration Scheme ...	<i>H.-W. Kang, H.-K. Hong, W. Kim, and S.-T. Ryu</i>	2584
A 0.44-fJ/Conversion-Step 11-Bit 600-kS/s SAR ADC With Semi-Resting DAC	<i>S.-E. Hsieh and C.-C. Hsieh</i>	2595
A 0.006 mm ² 1.2 μ W Analog-to-Time Converter for Asynchronous Bio-Sensors	<i>L. B. Leene and T. G. Constandinou</i>	2604
Super Class-AB Recycling Folded Cascode OTA	<i>M. P. Garde, A. Lopez-Martin, R. G. Carvajal, and J. Ramírez-Angulo</i>	2614
A Regulation-Free Sub-0.5-V 16-/24-MHz Crystal Oscillator With 14.2-nJ Startup Energy and 31.8- μ W Steady-State Power	<i>K.-M. Lei, P.-I. Mak, M.-K. Law, and R. P. Martins</i>	2624
A Sub-0.1°/h Bias-Instability Split-Mode MEMS Gyroscope With CMOS Readout Circuit	<i>Y. Zhao, J. Zhao, X. Wang, G. M. Xia, Q. Shi, A. P. Qiu, and Y. P. Xu</i>	2636
Single Photon-Counting Pixel Readout Chip Operating up to 1.2 Gcps/mm ² for Digital X-Ray Imaging Systems ...	<i>R. Kleczek, P. Grybos, R. Szczygiel, and P. Maj</i>	2651
A Fully Integrated Buck Regulator With 2-GHz Resonant Switching for Low-Power Applications	<i>T. Jia and J. Gu</i>	2663
An External Capacitorless Low-Dropout Regulator With High PSR at All Frequencies From 10 kHz to 1 GHz Using an Adaptive Supply-Ripple Cancellation Technique	<i>Y. Lim, J. Lee, S. Park, Y. Jo, and J. Choi</i>	2675
A 4 \times 45 Gb/s Two-Tap FFE VCSEL Driver in 14-nm FinFET CMOS Suitable for Burst Mode Operation	<i>M. M. Khafaji, G. Belfiore, J. Pliva, R. Henker, and F. Ellinger</i>	2686
Loop Gain Adaptation for Optimum Jitter Tolerance in Digital CDRs	<i>J. Liang, A. Sheikholeslami, H. Tamura, Y. Ogata, and H. Yamaguchi</i>	2696
CMOS Optical PUFs Using Noise-Immune Process-Sensitive Photonic Crystals Incorporating Passive Variations for Robustness	<i>X. Lu, L. Hong, and K. Sengupta</i>	2709
DNN Engine: A 28-nm Timing-Error Tolerant Sparse Deep Neural Network Processor for IoT Applications	<i>P. N. Whatmough, S. K. Lee, D. Brooks, and G.-Y. Wei</i>	2722
COMMENTS AND CORRECTIONS		
Corrections to “Split-Array, C-2C Switched-Capacitor Power Amplifiers”	<i>Z. Bai, A. Azam, D. Johnson, W. Yuan, and J. S. Walling</i>	2732
Errata for “Design and Analysis of a Programmable Receiver Front End Based on Baseband Analog-FIR Filtering Using an LPTV Resistor”	<i>S. Hameed and S. Pamarti</i>	2733