Analog IO board v1.0

May 12, 2022

1 Overview

The analog IO board v1.0 has two 4-channel 16-bit DACs(AD5764), one 4-channel 16-bit ADC(AD7386), and a Teensy 4.1 board. It has extra 2×4 general digital/analog IO pins directly to Teensy. Since the manipulation of IO pins with Teensy can be found elsewhere, this document would focus how to control DAC and ADC.




Figure 1: Simplified schematic(no buffers, powers, etc.)

Device	SCLK frequency/MHz	Bits per transaction	Throughput/MSPS		
			Theory	Datasheet	Measured
DAC	60*	16	3.75	4.00	3.44†
ADC	30	24	1.25	1.12**	$0.99 \ddagger$

Table 1: Summary of throughput. *: current PCB layout only works with $60\,\mathrm{MHz}$, but the chip can work at $80\,\mathrm{MHz}$; **: calculated from datasheet by adding minimum $\overline{\mathrm{SYNC}}$ time and total transaction time; †, ‡: see Sec. 5

2 Quick setup

As an example, connect ADC AIN0 to the source(10 kHz square wave). The following code reads four input voltages from ADC, updates DAC channel 2 with voltage from AIN0. and prints four readings to PC through serial communication. On the oscilloscope, CH1(orange) is connected to the source, and CH4(green) is connected to DAC output. The circuit now works as a unity-gain voltage follower.

In this sample code, we identify three components.

Initialization To use ADC and DAC, include init_chips.hpp, read.hpp, write.hpp in the beginning of main Arduino sketch(line 1-3), and invoke init_chips function in the setup part(line 8).

Read The lastest reading of ADC are stored in the variable of respective channel(ain0, ain1, bin0, bin1) and can be used directly(line 12, 13). No other action is needed.

Write To write DAC, call write(line 12). The function definition is


```
void write(uint8_t ch, uint16_t num),
```

where ch is the channel (0-7) and num is the DAC number (0-65535).

DAC	DAC channel	ch number		DAC	DAC channel	ch number
IC4	A	0	_		A	4
	В	1		IC8	В	5
	\mathbf{C}	2		108	\mathbf{C}	6
	D	3			D	7

Table 2: Conversion from physical channel to ch number.

```
#include "init_chips.hpp"
   #include "read.hpp"
   #include "write.hpp"
   void setup() {
       while (!Serial);
6
       Serial.begin(115200);
       init_chips();
   }
9
10
   void loop() {
11
       write(2, ain0 >> 3);
12
       Serial.printf("%u %u %u %u\n", ain0, ain1, bin0, bin1);
13
   }
14
                                                                               -main.cpp
```






Figure 2: Oscilloscope reading

Figure 3: Serial monitor reading.




Figure 4: Configuring SPI2 as slave for reading SDOB output from ADC.

3 Modification for ADC

Since ADC yields highest throughput when its two output channels are read simultaneously, we need to configure Teensy such that it can read both output lines(SDOA and SDOB). The modification is done from both hardware and software sides:

Hardware Solder extra wire as shown in Fig. 4. This will route SDOB signal to the MISO line of SPI2 instance of Teensy. Since SPI2 should work synchronously with main SPI, we also connect CS pins and SCLK pins together.

Software The SPI2 instance is configured as a SPI *slave* by manipulating the configuration bits of the SPI module. Refer to later section for detail.

By default, only ain0 and bin0 are available(ADC_CH0_ON). To change this behavior, define the corresponding macro in init_chips.hpp.






Figure 5: Closer look around rising edge.

Figure 6: Latency of ADC. In standard mode, the conversion result is sent through SPI until the next cycle. But this problem is masked in Fig. 5 since the sampling rate of ADC is more than $3 \times$ higher than DAC.

4 Current issues

4.1 Latency

The greatest issue this board faces is latency. Fig. 5 shows the close-up around rising edge of Fig. 2. Here, CH1 and CH4 means the same, CH2 is the clock of DAC SPI transaction, and CH3 is the chip select pin of ADC transaction. After the ADC acknowledgement of the rising edge(the red arrow) and the completion of transmiting the bits to DAC(the blue arrow), it took around 1 μ s before DAC output actually changes. Indeed, the DAC datasheet also points out this uneasy settling time(Fig. 8). Clearly, total latency corresponds to a phase lag $\Delta \phi_{\rm lat} = -\omega \Delta t_{\rm lat}$ proportional to signal frequency ω , leading to unconventional frequency response, as Fig. 7 shows. The amplitude A doesn't decay with frequency as a polynomial but exponentially(i.e. $A \propto \exp(-f\tau)$), with constant $\tau = 2.250 \,\mu$ s. The latency calculated from phase accumulation is $\Delta t_{\rm lat} = 3.7 \,\mu$ s.

This phase lag is devastating to every possible application that needs a fast response, and limits the bandwidth of the board to just tens of kilo-hertz. In the area of PID control, this can be useful to thermal and PZT control. Note that this bandwidth from phase lag has nothing to do with sampling rate, Nyquist theorem or aliasing(cf. Sec. 5.2), although the characteristic time from amplitude diagram might do.

4.2 ADC clock

Right now the ADC clock can't work at maximum frequency of 80 MHz that the datasheet says(it's confirmed that Teensy can generate this clock frequency). When we attempt to run at 80 MHz, the signal from SLCK pin just gets noisy.




Figure 7: Frequency response of the digital voltage follower. Phase accumulates linearly and amplitude decays exponentially (note the log scale in vertical axis).




Figure 8: Selected DAC timing parameters. Despite the combination of $t_9 + t_{11}$ is smaller than t_{17} that we currently use, the LDAC can only be applied after the SPI transaction resulting in worse latency bound.




Figure 9: Measurement of ADC throughput. The clock(purple) and chip select(blue) signals are perfectly syncrhonized.

5 Benchmarking throughput

5.1 ADC

The SPI transaction of ADC is solely controlled by DMA controller, which is independent from CPU(indeed, even if CPU is "stopped" with delay function, ADC reading is still progressing). There're two ways to measure the throughput of ADC reading:

- 1. Attach an interrupt at the end of each transaction, set up a counter that increments each time the interrupt is requested and handled, and a timer(an elapsedMicro instance, say)that counts one second. (Uncomment the COUNT_SAMPLE_RATE macro definition in init_chips.hpp)
- 2. Directly measure the period of transaction on oscilloscope(Fig. 9).

The results are consistent ($\sim 3.45 \, \text{MSPS}$) with each other, and each transaction cycle needs roughly 17.5 clock cycles, in agreement with the CCR register of LPSPI module.

5.2 DAC

Again, there're two ways to measure the throughput of DAC. The first is to set up a timer and do the count from the program. The result is 969 kSPS.

What's of more interest is the second method of physical origin. The waveform of DAC output at $f_{\text{drive}} = 500 \,\text{kHz}$ sine wave input to ADC is shown in Fig. 10. A clear beat pattern can be seen. If we continuously increase the frequency of the drive signal f_{drive} , the beat frequency f_{beat} decreases.

By Nyquist theorem,

$$f_{\text{beat}} = f_{\text{drive}} - N f_{\text{sample}}, \quad N \in \{1, \ldots\}.$$
 (1)




Figure 10: Beat signal at different drive frequency f_{drive} . Left: $f_{\text{drive}} = 530 \,\text{kHz}$; middle: $f_{\text{drive}} = 986.8343 \,\text{kHz} = f_{\text{sample}}$; right: $f_{\text{drive}} = 1000 \,\text{kHz}$. Note the huge timescale difference between figures.




Figure 11: Beat signal at $f_{\text{drive}} \approx 2f_{\text{sample}}$. The same slow beat signal can be observed at N=2.

For the case shown in Fig. 10 we should take N=1. And the sampling frequency is $f_{\rm sample}=986.8343\,\rm kSPS$. This method is significantly more accurate than the counting method. Also note that this beat method yields slightly higher throughput, this is because the timer and counter exerts small overhead to the system. Again, we see when the transactions are handled by CPU, every irrelevant intruction CPU executes takes away the throughput of SPI.

If we let $f_{\text{drive}} \approx 2f_{\text{sample}}$, strong beat pattern can also be observed (Fig. 11). In fact, if the DAC sampling can be triggered periodically (feasible with DMA, see below), the ADC-DAC system is effectively a mixer. And when integrated with an on-board low-pass filter in the next generation, the board can work as a demodulator (if we can also remove the phase jittering).

Table 3: Relation between internal IMXRT_LPSPI_t object and SPIClass object

<pre>IMXRT_LPSPI_t object</pre>	${\tt SPIClass\ object}$
IMXRT_LPSPI4_S	SPI
<pre>IMXRT_LPSPI3_S</pre>	SPI1
<pre>IMXRT_LPSPI2_S</pre>	_
IMXRT_LPSPI1_S	SPI2

6 Implementation

Since the advanced usage of SPI and DMA is only completely documented in the iMX.RT manual(some are scattered in PJRC forum) and the jargon seems esoteric at first read(partly due to the terrible order of contents in the manual), some comments can be useful. The manual covers SPI in chapter 48(some pin setup in chapter 11), and DMA in chapter 6(some DMA source in chapter 5). The idea is to provide minimal working examples of each technique, while the manual(so does the one for Arduino Nano) provides more hacky features.

6.1 SPI

In the world of Arduino: SPI is disguisingly easy to use, calling begin(), beginTransaction(), and transfer() solves almost every problem. The simplicity reflects the success of the API design but also masks away finer features that the hardware provides. Since we know our chip better than the library writer does, we could leverage the knowledge for better performance.

The following discussion applies to i.MX RT1060 chip only, but the features can also be traced in 8-bit ATemega328P processor that drives Arduino Nano.

6.1.1 SPI devices

Teensy has three SPIClass objects available to users(SPI, SPI1, SPI2), while i.MX RT chip has four SPI devices(LPSPI1, LPSPI2, LPSPI3,LPSPI4). There's a relation between them(Tab. 3). Note that IMXRT_LPSPI2_S object is not accessible.

6.2 Setup

We start our investigation of SPI by looking at the source code. In line 2, we define a IMXRT_LPSPI_t object spi_regs that saves all the registers related with SPI1. To make transactions more efficient than the standard implementation, we change the clock configuration register(CCR) and transmit command register(TCR) from the default behavior.

```
static void prepare_fast_spi_transfer24() {
    IMXRT_LPSPI_t* spi_regs = &IMXRT_LPSPI3_S;
    spi_regs -> CCR = (spi_regs -> CCR & 0xff);
    uint32_t tcr = spi_regs -> TCR;
    spi_regs -> TCR = (tcr & 0xfffff000) | LPSPI_TCR_FRAMESZ(23);
    }
    init_chip.crp
```




Figure 12: Definition of fields in CCR.

6.2.1 CCR

The 32-bit CCR is defined as a combination of four 8-bit fields: SCKPCS, PCSSCK, DBT, SCKDIV. Fig. 12 shows the definition of the first two fields, which are just delays. They get non-zero values when SPI.begin() is called and are cleared in line 3.

```
// calculates div

__ccr = LPSPI_CCR_SCKDIV(div) | LPSPI_CCR_DBT(div/2) | LPSPI_CCR_PCSSCK(div/2);

// saves __ccr to CCR _______SPI.h
```

6.2.2 TCR

The 32-bit TCR is more interesting. On line 4, we first save a copy of TCR in tcr; and on line 5, we change the FRAMESZ field, save the updated value back to register. The FRAMESZ field says how many bits every transaction needs. Since the DAC chip needs 24 bits per transaction, we set this number to 24 - 1 = 23 from the beginning. In fact, this is one major optimization from the standard library: before we can only do a 8-bit plus 16-bit transaction, but now a single 24-bit transaction is all we need.

```
uint16_t transfer16(uint16_t data) {
1248
         uint32_t tcr = port().TCR;
1249
         port().TCR = (tcr & 0xffffff000) | LPSPI_TCR_FRAMESZ(15); // turn on 16 bit mode
1250
         port().TDR = data; // output 16 bit data.
1251
         while ((port().RSR & LPSPI_RSR_RXEMPTY)) ; // wait while the RSR fifo is empty...
1252
         port().TCR = tcr; // restore back
1253
         return port().RDR;
1254
    }
1255
                                                                                   - SPI.h
```




Figure 13: Different SPI devices can transmit independently (the fundamental clock is the same, but it's scaled and divided in each device)

6.2.3 TDR, RSR, RDR

Three registers are of interest to SPI transactions. The transaction starts with writing the transfer data to the 32-bit transfer data register(TDR). Next, we wait until data is received. When it does, the RXEMPTY field in receive status register(RSR) will be cleared. Finally, we can read from the receive data register(RDR) to get the SDO.

At first sight, reading RDR at the end of transaction seems unnecessary if SDO is not used. But the fact is that both transmit data and receive data are stored in a queue. The queue has a finite size $(16 \times 32$ -bit words each), and overflow would result in error.

Thus, writing to TDR merely pushes data into the transmit data queue and the CPU isn't blocked when the LPSPI device is doing transactions. This means we can overlay transactions of different SPI devices in time, as the following example shows. Here when SPI1 transfer once, two SPI transfers take place. When this function is put in loop function, the clock of SPI(purple) and SPI2(blue) looks like Fig. 13.

```
int cycle(uint16_t num) {
    IMXRT_LPSPI_t* spi_regs = &IMXRT_LPSPI3_S; // SPI1, driving DAC, slower
    IMXRT_LPSPI_t* spim_regs = &IMXRT_LPSPI4_S; // SPI, drive ADC, faster
    spi_regs->TDR = ((((uint32_t)((2 & 3) | DAC_DATA_REG)) << 16)+ (uint32_t)num);
    spim_regs ->TDR = 0;
    while ((spim_regs->RSR & LPSPI_RSR_RXEMPTY));
    spim_regs -> TDR = 0;
    spim_regs -> RDR;
    while ((spim_regs->RSR & LPSPI_RSR_RXEMPTY));
    int ret = spim_regs -> RDR;
    while ((spi_regs->RSR & LPSPI_RSR_RXEMPTY));
    int ret = spim_regs -> RDR;
    while ((spi_regs->RSR & LPSPI_RSR_RXEMPTY));
```

```
spi_regs -> RDR;
return ret;

static void transfer_dac24(uint32_t data) {
    spi_regs->TDR = data;
    while ((spi_regs->RSR & LPSPI_RSR_RXEMPTY));
    spi_regs -> RDR;
}

write.crp
```

6.2.4 CFGR1 and SPI slave mode

When SPIClass object is initialized with begin() function, CFGR1 register gets its initial value as a master. To make the device work as slave, we need to clear the bit(line 40).

The full setup is as follows. Here SPIS is SPI2, ChipSelectSlave is 44, spis_regs is IMXRT_LPSPI1_S. On line 34, setCS function will set pin 44 as the the chip select pin(PCS0) of LPSPI1. To see how this works, first note that each pin is connected to more than one module inside the chip. Which way the signal goes to is controlled by a multiplexer(IOMUXC), or a multichannel switch, and the switch has a default position. Fig. 14 shows how the signal from pin 44 can be routed inside the chip. By default it is a GPIO pin in ALT5 mode and you can use, say, digitalWrite to control it; invoking setCS will automatically route pin 44 in ALT4 mode and the pin will serve as PCS. Now the pin won't respond to digitalWrite, but the LPSPI module will automatically take care of the edges needed for successful transaction.

```
void initSPISlave(uint8_t dataMode) {
31
        SPIS.begin();
32
        SPIS.setCS(ChipSelectSlave);
33
34
        uint32_t tcr = LPSPI_TCR_FRAMESZ(15);
35
        if (dataMode & 0x08) tcr |= LPSPI_TCR_CPOL;
36
        if (dataMode & 0x04) tcr |= LPSPI_TCR_CPHA;
37
        spis_regs->TCR = tcr;
38
39
        spis_regs->CFGR1 = 0;
40
        spis_regs->DER
                          = LPSPI_DER_RDDE;
41
        spis_regs->CR
                          = LPSPI_CR_MEN;
42
        initSPISlaveDMA();
43
   }
44
                                                                             SPISlave.cpp
```

To get a closer look of the function, the hardware() will return a bunch of useful info of the LPSPI module: the cs_pin attribute is an array of pin numbers, among which is 44; cs_mux contains the ALT mode needed for each entry in cs_pin to funcion as PCS, namely 4 in our case;




Figure 14: The mux table for pin 44(GPIO_SD_B0_01). It supports multiple feature and by default it works as a GPIO pin.




Figure 15: The setCS function first route pin 44 to ALT4 mode(line 1402, orange muxer), and route the input for PCS0 of LPSPI2 as pin 44(line 1404, green muxer). In this way the LPSPI2 takes control of pin 44 just as normal SPI takes control of MOSI(pin 11), MISO(pin 12), and SCLK(pin 13) pins.

 $pcs_select_input_register$ and pcs_select_val controls another mux for PCS0; cs_mask is just an identifier of the pin.

```
uint8_t SPIClass::setCS(uint8_t pin) {
1399
         for (unsigned int i = 0; i < sizeof(hardware().cs_pin); i++) {</pre>
1400
              if (pin == hardware().cs_pin[i]) {
1401
                  *(portConfigRegister(pin)) = hardware().cs_mux[i];
1402
                  if (hardware().pcs_select_input_register[i])
1403
                       *hardware().pcs_select_input_register[i] = hardware().pcs_select_val[i];
1404
                  return hardware().cs_mask[i];
1405
              }
1406
         }
1407
         return 0;
1408
1409
     }
                                                                                           - SPI.cpp
```

6.3 DMA

Direct memory access(DMA) is a technique that allows peripheral deivce to read/write main memory directly, bypassing the possible copies to/from CPU. The technique is implemented through a device called DMA controller, and on the i.MX RT1060 chip this is the enhanced DMA(eDMA) controller. This bypass greatly reduces the load of CPU.

32 DMA channels are available on Teensy, and each, once started, copies data from one part of the memory to another part according to certain rules. Typical components of a channel are:

Trigger When to start a channel: a channel can start manually, periodically, from certain request (e.g., SPI device receives data), or even at the start/end of another channel;

Address The start/end address of source and destination, and rules of copying(e.g. from the received SPI data in RDR to ain@variable);

Interrupt(optional) At the end or halfway of transfer, the eDMA controller can let CPU knows and perform certain instructions(e.g. increment the counting variable).

As an example, when the ADC sequencer mode is on, the SPI2(defined on line 1) would receive the ADC readings of BIN0 and BIN1 alternatingly. Note that in line 2, the address of variable bin0 and bin1 are adjacent to each other(i.e. &bin1-&bin0=1). Finally, we define DMAChannel object rx without initialization.

In function initSPISlaveDMA, we first initialize the channel by calling rx.begin(true), which will set up reasonable initial value of the channel. In line 7, we set up the trigger of the channel, meaning to initiate a transfer on this channel every time the controller receives a signal that LPSPI1 should receive data.

In line 9, 10, we specify the source and destination of the DMA transfer. Since we want to transfer data continuously out from receive queue, the source is just RDR. The destination setup is tricky in that we want it to alternate between bin0 and bin1:

Line 10 set up the initial address to &bin0;

Line 12 every cycle consists of 2 copies;

Line 13 after each copy, the destination address offset by +4, i.e. the address of bin1;

Line 15 after each cycle, destination address is offset by -8, effectively going back to &bin0.

Note that the "cycle" is the same as "major loop" as in Fig. 16; and "copy" means both single "transfer" and "minor loop".

```
static IMXRT_LPSPI_t* spis_regs
                                        = &IMXRT_LPSPI1_S;
   volatile uint32_t bin0, bin1;
   static DMAChannel rx(false);
   static void initSPISlaveDMA() {
       rx.begin(true);
5
       // trigger
6
       rx.triggerAtHardwareEvent(DMAMUX_SOURCE_LPSPI1_RX);
       // address
8
       rx.source(spis_regs->RDR);
9
       rx.destination(bin0);
10
       // rules
11
       rx.transferCount(2);
12
       rx.TCD->DOFF
13
       rx.TCD->DLASTSGA = -8;
14
```

xADDR: (Starting address)	xSIZE: (size of one data transfer)	Minor loop (NBYTES in minor loop, often the same value as xSIZE)	Offset (xOFF): number of bytes added to current address after each transfer (often the same value as xSIZE)
: : :	:	Minor loop	Each DMA source (S) and destination (D) has its own: Address (xADDR) Size (xSIZE) Offset (xOFF) Modulo (xMOD) Last Address Adjustment (xLAST) where x = S or D
xLAST: Number of bytes added to current address after major loop (typically used to loop back)	:	Last minor loop	Peripheral queues typically have size and offset equal to NBYTES

Figure 16: Terms involved in DMA C programming. They control precisely how data moves and appear as register names of the transfer control descriptor(TCD)

In this way, every time we need the ADC reading from channel B, read the variable bin0, bin1 suffices. Similarly we can let DMA handle the transmit and reading from channel A. But note that this way the whole transaction is syncrhonized to the LPSPI functional clock but not bus clock so the traditional way of digitalWrite(CS, HIGH/LOW) at the end/start of transaction generally won't work and setCS must be called.

The DMA is a powerful tool dealing with slow peripherals on a slow processor. It's ability can be abused such that it works as a sequencer (with lower jittering than CPU version in that DMA controller is less frequently interruptted than CPU) with complex logic and drives DAC with faster interface, such as AD9767(14-bit, dual, 125MSPS) that Red Pitaya uses. But that would require even better PCB layout since the current design can't handle even 80 MHz clock and it might be more appropriate to program Red Pitaya or FPGA directly.

References

- [1] AD5764 Datasheet. URL: https://www.analog.com/media/en/technical-documentation/data-sheets/AD5764.pdf.
- [2] AD7386 Datasheet. URL: https://www.analog.com/media/en/technical-documentation/data-sheets/AD7386-7387-7388.pdf.
- [3] i.MX RT1060 Datasheet. URL: https://www.pjrc.com/teensy/IMXRT1060CEC_rev0_1.pdf.
- [4] i.MX RT1060 Manual. URL: https://www.pjrc.com/teensy/IMXRT1060RM_rev3.pdf.