MCIMX6UL-BB

Table of Content

1 uote	oj Content
Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	LCD
Page 5	HDMI
Page 6	USB
Page 7	CAN
Page 8	Sensor
Page 9	Codec
Page 10	Ethernet x1
Page 11	Ethernet x2
Page 12	SD/BT
Page 13	Camera
Page 14	DBG/JTAG
Page 15	SYS PWR
Page 16	SODIMM BB
Page 17	NOTE
Page 18	IOMUX
Page 19	
Page 20	
Page 21	
Page 22	
Page 23	
Page 24	
Page 25	
Page 26	
Page 26	
Page 27	
Page 28	

1. Unless Otherwise Specified:

All resistors are in ohms, 10%, 1/8 Watt,0603 All capacitors are in uF, 20%, 50V,0603 All voltages are DC

All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

Schematics DevBoard

Revision History


Rev. Code	Date	Ву	Description
А	2015-02-28	Javen	1 Revision A released
В	2015-07-07	Javen	1 DNP R1023 DNP R1435, R1404, Add R1436 DNP R1517,Install R1520 Change Camera J1801 connector Change JTAG J1902 footprint Change SODIMM J2101 footprint Change R2101 from PU to PD Change J1901 PIN sequence
C	2015-07-14	Javen	1 Add R919-R946,L903-L905 DNP R1436,Install R1404,R1435 Change HP_MIC1N to LINPUT1 Add BT_DISABLE,ECSPI4_SS0,ECSPI4_MOSI,ECSPI4_SCLK for BT Add R2107~R2116 to reduce the VSNVS power consumption due to the TAMPER reason Add L903~L930 as FCC/CE backup Change Camera J1801 connector direction on layout Add C905 Change J1701 from TOP contact to BOT contact for BT
C1	2016-05-05	Javen	1 DNP J1801,J1001 due to cost reason
C2	18-Oct-2016	Marek B.	Updated to be NCL compliance parts: J901, J1701, J1802, J2101 - Title blocks


- 3. Device type number is for reference only. The number varies with the manufacturer.
- 4. Special signal usage:


_B Denotes - Active-Low Signal


- <> or [] Denotes Vectored Signals
- 5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


N	XP	Microcont 6501 William C Austin, TX 787	Cannon Drive		roup)		
		proprietary to NXP and shall le or in part without the expre ICAP Classification:					ors.	
Designer: <designer></designer>	Drawing	Title: MCIMX6U	L-BB					
Drawn by: <drawnby></drawnby>	Page Tit	Page Title: Title and Rev History						
	Size	Document Number					Rev C2	
Approved: <approver></approver>	C	SCH	-28616 PDF:	SPF-28616			O2	





























BLUETOOTH / SD FULL SOCKET

TP1706 TP1707 TP1708

TP1702 TP1709 TP1710 TP1711 TP1712

TP1704


VPERI_3V3

C1701 0.1uF 25V 0402_CC

GND

SD SLOT

for WiFi and SD Accessories



BLUETOOTH FPC

BT WAKEUP is not used in current SW driver.


ECSPI4_SCLK >> ENET2_TXD1


UART2_TXD UART2_CTS_BB UART2_RXD UART2_RTS_BB

The AUX SDIO CARD SOCKET and the BLUETOOTH CABLE CONNECTOR have been designed and tested specifically for use with the WIFI/BT combo card SX-SDCAN-2830BT Developed and sold by Silex Technolgy. The developer may need to consult the datasheet of other WIFI solutions for compatibility


with this card socket.


NOTE: Pin 1 of the cable connector on the Smart Device board is opposite Pin 20 of the WIFI/BT module. For the FFC to lie flat, the pin order number needs to be reversed on the schematics.








ARDUINO_HEADERS

















NOTE: EMV SIM will be placed on the daughter board

All pins using ~reset as harden:

PAD UART3_TX_DATA	Default State Output Buffer(LOW) during reset> Output keeper + Input enable after reset done	Simulation Value 0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset> Output keeper + Input enable after reset done (this is boot option, we don; t need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset> Output keeper + Input enable after reset done	sjc.ipt_jta_active> PAD	0 in real silicon
		(note: sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don; t plan to change it.)	ALT7


All pins using ~src.en_system_clk as harden:

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset> Output keeper + Input enable after reset done	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	', ', ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '	PAD> ccmsrcmix. src_tester_ack	0 in real silicon
	reset done	This is the requirement of TE test	ALT7

All pins using snvs_hp.snvs_sec_vio_in_5_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1; b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon)



i.MX6UL IOMUX

NAME	Default	ALTo	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	PAD DFU
TEST_MODE POR B ONOFF SNVS_PMIC_STBY_REQ BOOT_MODE1 SNVS_TAMPER1 SNVS_TAMPER1 SNVS_TAMPER3 SNVS_TAMPER3 SNVS_TAMPER3 SNVS_TAMPER5 SNVS_TAMPER5 SNVS_TAMPER6 SNVS_TAMPER6 SNVS_TAMPER7 SNVS_TAMPER8 SNVS_TAMPER7 SNVS_TAMPER9 JTAG_TMS JTAG_TMS JTAG_TMS JTAG_TMS JTAG_TMS JTAG_TMS JTAG_TOD JTAG_TO	tcu.TEST MODE Src.RESET B Src.RESET R Spiol.10(10) Spiol.10(10(10) Spiol.10(10(10) Spiol.10(10(10) Spiol.10(10(10) Spiol.10(10(10) Spiol.10(10(10) Spiol.10(10(10) Spiol.10(10(10)	tcu.TEST_MODE src.POR_B src.POR_B src.RESET_B snvs_lp_wrapper.PMIC_ON_REQ ccm.PMIC_VSTBY_REQ src.BOOT_MODE[0] src.BOOT_MODE[1] snvs_lp_wrapper.TAMPER[1] snvs_lp_wrapper.TAMPER[1] snvs_lp_wrapper.TAMPER[1] snvs_lp_wrapper.TAMPER[3] snvs_lp_wrapper.TAMPER[6] snvs_lp_wrapper.TAMPER[6] snvs_lp_wrapper.TAMPER[6] snvs_lp_wrapper.TAMPER[6] snvs_lp_wrapper.TAMPER[8] snvs_lp_wrapper.TAMPER[9] sjc.MOD sjc.TMS sjc.TDO sjc.TNS sjc.TDO sjc.TOK sjc.TRSTB i2c2.SCL i2c2.SDA i2c1.SCL i2c1.SDA anatop_ENET_REF_CLK1 anatop_ENET_REF_CLK2 enet1.MDIO enet1.MDC pwm1.OUT pwm2.OUT uart1.TX uart1.TX uart1.RX uart1.CTS_B uart2.RTS_B uart2.RTS_B uart2.RTS_B uart2.RTS_B uart3.TX uart3.RTS_B uart4.TX uart4.RX uart5.TX uart4.RX uart5.TX enet1.RDATA[0] enet1.RDATA[1] enet1.TX_CLK enet1.RX_ER enet1.RX_ER enet1.RX_ER enet1.RX_ER enet2.RX_ER lcudif.CATA[1] enet1.TX_CLK enet1.RX_ER enet2.TX_CLK enet1.RX_ER enet2.TX_CLK enet1.RX_ER enet2.TX_CLK cdif.ENATA[1] enet2.TX_CLK enet1.RX_ER enet2.TX_CLK cdif.DATA[1] cdif.DATA[1] cdif.DATA[1] cdif.DATA[1] cdif.DATA[2] cdif.DATA[3] cdif.DATA[3] cdif.DATA[3] cdif.DATA[4] cdif.DATA[1] cdif.DATA[1] cdif.DATA[1] cdif.DATA[2] cdif.DATA[3] cdif.DATA[3] cdif.DATA[3] cdif.DATA[4] cdif.DATA[1] cdif.DATA[1] cdif.DATA[1] cdif.DATA[2] cdif.DATA[3] cdif.DATA[3] cdif.DATA[4] cdif.DATA[1] cdif.DATA[1] cdif.DATA[1] cdif.DATA[2] cdif.DATA[3] cdif.DATA[3] cdif.DATA[4] cdif.DATA[1] cdif.DATA[1] cdif.DATA[1] cdif.DATA[2] cdif.DATA[3] cdif.DATA[3] cdif.DATA[4] cdif.DATA[4] cdif.DATA[1] cdif.DATA[1] cdif.DATA[1] cdif.DATA[1] cdif.DATA[2] cdif.DATA[3] cdif.DATA[3] cdif.DATA[4] cdif.DA	gpt2.CLK gpt2.CAPTURE1 gpt2.COMPARE2 gpt2.COMPARE2 gpt2.COMPARE2 gpt2.COMPARE2 gpt1.COMPARE3 gpt1.COMPARE1 gpt1.COMPARE1 gpt1.COMPARE3 gpt1.COMPARE3 pwm3.OUT pwm4.OUT enet2.MDIO enet2.MDIO enet2.MDIO enet2.MDATA[2] enet1.RDATA[3] enet1.RX_CLK enet1.TDATA[3] enet1.TDATA[3] enet1.TDATA[3] enet1.COL enet2.RDATA[2] enet2.RDATA[3] enet2.RDATA[3] enet2.RDATA[3] enet2.RDATA[3] enet2.RDATA[3] enet2.RDATA[3] enet2.TDATA[3] enet2.TDATA[3] enet2.TDATA[3] enet2.TS_E enet2.TDATA[3] enet2.TS_E enet2.TDATA[3] enet2.CRS enet2.TS_B uart4.CTS_B uart4.CTS_B uart5.CTS_B uart6.CTS_B uart6.TX_uart6.RX_uart7.TX_uart6.RX_uart8.TX_uart8.RX_uart8.RX_uart8.RX_uart8.RX_uart8.RX_uart8.RX_uart8.RX_uart8.RX_uart8.RX_uart8.RTS_B lcdif.MR_E lcdif.MS_E lcdif.MS_E lcdif.SS_DUT pwm3.OUT pwm4.OUT pwm3.OUT pwm3.OUT pwm4.OUT pwm3.OUT pwm3.OUT pwm4.OUT pwm3.OUT pwm4.OUT pwm3.OUT pwm4.OUT pwm3.OUT pwm4.OUT pwm3.OUT pwm4.OUT pwm4.OUT pwm3.OUT pwm4.OUT pwm4.OUT pwm4.OUT pwm3.OUT pwm4.OUT pwm4.OUT pwm4.OUT pwm4.OUT pwm4.OUT pwm4.OUT pwm5.OUT pwm3.OUT pwm4.OUT pw4.OUT pw4.OU	spdif.OUT sai2.MCLK sai2.TX_SYNC sai2.TX_BCLK sai2.TX_DATA sai2.TX_DATA sai2.TX_DATA anatop.OTG1 ID usb.OTG2_OC usb.OTG2_OC usb.OTG2_PWR usb.OTG2_PWR usb.OTG_PWR anatop.OTG2 ID usb.OTG_PWR anatop.OTG2 ID usb.OTG_PWR wAKE usb.OTG_HOST_MODE spdif.IN i2c3.SCL i2c3.SDA usdhc1.WP usdhc1.CD_B i2c4.SCL i2c4.SDA can2.TX can2.RX sim1.PORT0_PD can1.TX can1.RX i2c1.SCL i2c1.SDA i2c2.SCL i2c2.SDA pwm1.OUT pwm2.OUT scan1.RX i2c1.SCL i2c1.SDA i2c2.SCL i2c2.SDA pwm1.OUT pwm5.OUT pwm6.OUT pwm6.OUT pwm7.OUT pwm6.OUT pwm7.OUT pwm6.OUT psin1.PORT0_CLK sim1.PORT0_CLK sim1.PORT0_RST_B sim1.PORT0_CLK sim1.PORT0_RST_B sim1.PORT0_TRXD sim2.PORT0_TRXD sim2.PORT0_TRACE[1] ca7_platform.TRACE[1] ca7_platform.TRAC	anatop.ENET_REF_CLK_25M ccm.CLKO1 ccm.CLKO2 ccm.OUT0 ccm.OUT1 anatop.ENET_REF_CLK1 anatop.ENET_REF_CLK2 anatop.ENET_REF_CLK2 anatop.ENET_REF_CLK2 anatop.ENET_REF_CLK2 anatop.ENET_REF_CLK2 anatop.ENET_REF_CLK2 anatop.24M_OUT csi.MCLK csi.PIXCLK csi.PIXCLK csi.PIXCLK csi.PIXCLK csi.DATA[2] csi.DATA[3] csi.DATA[4] csi.DATA[5] csi.DATA[5] csi.DATA[6] csi.DATA[6] csi.DATA[1] csi.DATA[2] csi.DATA[1] csi.D	ccm.PMIC_RDY ccm.WAIT ccm.STOP pwm6.OUT pwm7.OUT pwm8.OUT mqs.RIGHT mgs.LEFT usdhc1.WP usdhc1.CD_B usdhc1.VSELECT usdhc2.WP usdhc2.CD_B usdhc2.VSELECT usdhc2.WBC gpt1.COMPARE1 gpt1.CAPTURE1 gpt1.CAPTURE2 gpt1.COMPARE3 uart2.CTS_B uart2.CTS_B uart2.RTS_B enet1.1588_EVENT1_OU csu.CSU_ALARM_AUT[2] csu.CSU_ALARM_AUT[2] csu.CSU_ALARM_AUT[0] csu.CSU_BALARM_AUT[0] csu.CSU_BALARM_AUT[0] csu.CSU_BALARM_AUT[0] csu.CSU_BALARM_AUT[0] csu.CSU_BALARM_AUT[0] weim.ADDR[26] weim.BB_B[2] weim.ACLK_FREERUN anatop.ENET_REF_CLK1 weim.BB_B[2] weim.ACLK_FREERUN anatop.ENET_REF_CLK2 weim.CSD_B weim.CSD_B weim.CSD_B weim.CSD_B weim.CSD_B weim.CSD_B weim.DATA[1] weim	T gpio1.IO[19] gpio1.IO[20] gpio1.IO[21] gpio1.IO[22] gpio1.IO[22] gpio1.IO[25] gpio1.IO[25] gpio1.IO[26] T gpio1.IO[26] gpio1.IO[26] gpio1.IO[26] gpio1.IO[30] gpio1.IO[30] gpio1.IO[30] gpio2.IO[1] gpio2.IO[1] gpio2.IO[1] gpio2.IO[2] gpio2.IO[3] gpio2.IO[6] gpio2.IO[6] gpio2.IO[6] gpio2.IO[6] gpio2.IO[7] gpio2.IO[8] gpio2.IO[10] gpio2.IO[10] gpio2.IO[10] gpio2.IO[10] gpio2.IO[10] gpio2.IO[10] gpio2.IO[10] gpio2.IO[11] gpio2.IO[12] gpio2.IO[13] gpio2.IO[14] gpio2.IO[15] gpio3.IO[1] gpio3.IO[0] gpio3.IO[0] gpio3.IO[0] gpio3.IO[0]	sdma_EXT_EVENT[0] sdma_EXT_EVENT[1] mgs.RIGHT ccm.SIGN ccm.Dio_Ext_CLK enet2.1588_EVENTO_OUT sdma.EXT_EVENT[0] ccm.Dio_Ext_CLK enet2.1588_EVENTO_IN enet2.1588_EVENTO_IN enet2.1588_EVENTO_OUT ccm.SIGN mgs.RIGHT, ISTI_TX_LS_MODE anatop.USBPHY1_STIT_TX_NT anatop.USBPHY1_STIT_TX_NT mgs.RIGHT, ISTI_TX_MS_MODE anatop.USBPHY1_STIT_TX_NT anatop.USBPHY1_STID_ELL_CLK20DIV anatop.ESHTILI anatop.ESHTILI anatop.ESHTILI anatop.ESHTILI anatop.ESHTILI anatop.TESTIT[1] anatop.TESTIT[1] anatop.TESTIT[1] anatop.TESTIT[2] anatop.TESTIT[3] src.BT_CRG[1] src.BT_CRG[1] src.BT_CRG[1] src.BT_CRG[2] sr	sic.DONE sic.DE_B sic.FAĪL sic.JTAG_ACT sim_m.HADDR[0] sim_m.HADDR[1] sim_m.HADDR[3] sim_m.HADDR[4] sim_m.HADDR[4] sim_m.HADDR[5]	epit1.OUT epit2.OUT sim1.POWER FAIL sim2.POWER FAIL sim2.POWER FAIL caam_wrapper.RNG_OSC_OBS wdog3.WDOG_B wdog1.WDOG_B uart1.TX uart5.TX uart1.RX uart5.RX uart1.RTS_B uart5.RTS_B uart5.RTS_B spdif.OUT spdif.IN usdhc2.WP usdhc2.WP usdhc2.WP usdhc2.WP usdhc2.WD usdhc2.WD ecspi3.SSO ecspi3.MOSI ecspi3.MOSI ecspi3.MOSI ecspi3.MOSI ecspi3.MISO usdhc1.LCTI usdhc2.VSELECT wdog1.WDOG_B ecspi2.SCLK ecspi2.SCLK ecspi2.SSO ecspi2.MISO usdhc1.LCTI usdhc2.LCTI usdhc2.VSELECT wdog1.WDOG_RST_B_DEB ght1.CLK gpt1.CAPTURE2 usb.OTG1_PWR usb.OTG2_DC anatop.24M_OUT usb.OTG2_DC anatop.24M_OUT usb.OTG2_DC anatop.24M_OUT usb.OTG2_DC anatop.24M_OUT usb.OTG2_DC anatop.24M_OUT usb.OTG2_DC sanatop.24M_OUT usb.OTG2_DC sanatop.24M_OUT usb.OTG2_DC sanatop.24M_OUT usb.OTG2_DC sanatop.24M_OUT usb.OTG2_DC sanatop.24M_OUT usb.OTG2_DC sanatop.25S2 ecspi2.SS1 ecspi2.SS1 ecspi2.SS1 ecspi2.SS3 sai1.MCLK sai1.TX_CATA usdhc2.DATAA usdhc2.DATAB usdhc3.DATAB usdhc3.DATAB usdhc3.DATAB usdhc3.DATAB usdhc3.DATA	100K PU 100K PU 100K PU 100K PU 100K PD 100K PU 10K PD 10K PU 1

