

GCC Code Coverage Report

Directory: src/	Exec	Total	Coverage
Date: 2022-03-19 22:39:16	Lines: 0	79	0.0 %
Legend: low: < 75.0 % medium: >= 75.0 % high: >= 90.0 %	Branches: 0	0	- %

File	Lines	Branches
adg2188.cpp	<div></div> 0.0 % 0 / 79	- % 0 / 0

Generated by: [GCOVR \(Version 4.2\)](#)

GCC Code Coverage Report

Directory: src/	Exec	Total	Coverage
Date: 2022-03-19 22:39:16	Lines: 0	79	0.0 %
Legend: low: < 75.0 % medium: >= 75.0 % high: >= 90.0 %	Branches: 0	0	- %

File	Lines	Branches
adg2188.cpp	<div></div> 0.0 % 0 / 79	- % 0 / 0

Generated by: [GCOVR \(Version 4.2\)](#)

GCC Code Coverage Report

Directory: src/	Exec	Total	Coverage
File: src/adg2188.cpp	Lines: 0	79	0.0 %
Date: 2022-03-19 22:39:16	Branches: 0	0	- %

Line	Branch	Exec	Source
1			// MIT License
2			
3			// Copyright (c) 2022 Chris Sutton
4			
5			// Permission is hereby granted, free of charge, to any person obtaining a copy
6			// of this software and associated documentation files (the "Software"), to deal
7			// in the Software without restriction, including without limitation the rights
8			// to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
9			// copies of the Software, and to permit persons to whom the Software is
10			// furnished to do so, subject to the following conditions:
11			
12			// The above copyright notice and this permission notice shall be included in all
13			// copies or substantial portions of the Software.
14			
15			// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16			// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17			// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
18			// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19			// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
20			// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
21			// SOFTWARE.
22			
23			#include <adg2188.hpp>
24			
25			
26			namespace adg2188
27			{
28			
29			Driver::Driver(I2C_TypeDef *i2c_handle)
30			{
31			// m_i2c_handle = std::unique_ptr<I2C_TypeDef>(i2c_handle);
32			m_i2c_handle = i2c_handle;
33			probe_i2c();
34			clear_all();
35			
36			// // close/open asynchronously, i.e. one at a time
37			// read_xline_switch_values(XLineRead::X2);
38			// write_switch(Throw::close, Pole::x2_to_y0, Latch::set);
39			// read_xline_switch_values(XLineRead::X2);
40			// read_xline_switch_values(XLineRead::X1);
41			// write_switch(Throw::close, Pole::x1_to_y0, Latch::set);
42			// read_xline_switch_values(XLineRead::X1);
43			// read_xline_switch_values(XLineRead::X2);
44			// write_switch(Throw::open, Pole::x2_to_y0, Latch::set);
45			// read_xline_switch_values(XLineRead::X2);
46			// read_xline_switch_values(XLineRead::X1);
47			// write_switch(Throw::open, Pole::x1_to_y0, Latch::set);
48			// read_xline_switch_values(XLineRead::X1);
49			
50			// // close/open synchronously, i.e. at the same time
51			// read_xline_switch_values(XLineRead::X1);
52			// read_xline_switch_values(XLineRead::X2);
53			// write_switch(Throw::close, Pole::x2_to_y0, Latch::reset);
54			// write_switch(Throw::close, Pole::x1_to_y0, Latch::set);
55			
56			// write_switch(Throw::open, Pole::x2_to_y0, Latch::reset);
57			// write_switch(Throw::open, Pole::x1_to_y0, Latch::set);
58			// read_xline_switch_values(XLineRead::X1);
59			// read_xline_switch_values(XLineRead::X2);
60			
61			}
62			
63			bool Driver::clear_all()
64			{
65			write_switch(Throw::open, Pole::x0_to_y0, Latch::set);
66			write_switch(Throw::open, Pole::x1_to_y0, Latch::set);
67			write_switch(Throw::open, Pole::x2_to_y0, Latch::set);
68			write_switch(Throw::open, Pole::x3_to_y0, Latch::set);
69			write_switch(Throw::open, Pole::x4_to_y0, Latch::set);
70			write_switch(Throw::open, Pole::x5_to_y0, Latch::set);
71			write_switch(Throw::open, Pole::x6_to_y0, Latch::set);
72			write_switch(Throw::open, Pole::x7_to_y0, Latch::set);
73			
74			write_switch(Throw::open, Pole::x0_to_y1, Latch::set);
75			write_switch(Throw::open, Pole::x1_to_y1, Latch::set);
76			write_switch(Throw::open, Pole::x2_to_y1, Latch::set);
77			write_switch(Throw::open, Pole::x3_to_y1, Latch::set);
78			write_switch(Throw::open, Pole::x4_to_y1, Latch::set);
79			write_switch(Throw::open, Pole::x5_to_y1, Latch::set);
80			write_switch(Throw::open, Pole::x6_to_y1, Latch::set);
81			write_switch(Throw::open, Pole::x7_to_y1, Latch::set);
82			
83			write_switch(Throw::open, Pole::x0_to_y2, Latch::set);
84			write_switch(Throw::open, Pole::x1_to_y2, Latch::set);
85			write_switch(Throw::open, Pole::x2_to_y2, Latch::set);
86			write_switch(Throw::open, Pole::x3_to_y2, Latch::set);
87			write_switch(Throw::open, Pole::x4_to_y2, Latch::set);
88			write_switch(Throw::open, Pole::x5_to_y2, Latch::set);
89			write_switch(Throw::open, Pole::x6_to_y2, Latch::set);
90			write_switch(Throw::open, Pole::x7_to_y2, Latch::set);
91			
92			write_switch(Throw::open, Pole::x0_to_y3, Latch::set);
93			write_switch(Throw::open, Pole::x1_to_y3, Latch::set);
94			write_switch(Throw::open, Pole::x2_to_y3, Latch::set);
95			write_switch(Throw::open, Pole::x3_to_y3, Latch::set);
96			write_switch(Throw::open, Pole::x4_to_y3, Latch::set);
97			write_switch(Throw::open, Pole::x5_to_y3, Latch::set);

```

98     write_switch(Throw::open, Pole::x6_to_y3, Latch::set);
99     write_switch(Throw::open, Pole::x7_to_y3, Latch::set);
100
101     write_switch(Throw::open, Pole::x0_to_y4, Latch::set);
102     write_switch(Throw::open, Pole::x1_to_y4, Latch::set);
103     write_switch(Throw::open, Pole::x2_to_y4, Latch::set);
104     write_switch(Throw::open, Pole::x3_to_y4, Latch::set);
105     write_switch(Throw::open, Pole::x4_to_y4, Latch::set);
106     write_switch(Throw::open, Pole::x5_to_y4, Latch::set);
107     write_switch(Throw::open, Pole::x6_to_y4, Latch::set);
108     write_switch(Throw::open, Pole::x7_to_y4, Latch::set);
109
110     write_switch(Throw::open, Pole::x0_to_y5, Latch::set);
111     write_switch(Throw::open, Pole::x1_to_y5, Latch::set);
112     write_switch(Throw::open, Pole::x2_to_y5, Latch::set);
113     write_switch(Throw::open, Pole::x3_to_y5, Latch::set);
114     write_switch(Throw::open, Pole::x4_to_y5, Latch::set);
115     write_switch(Throw::open, Pole::x5_to_y5, Latch::set);
116     write_switch(Throw::open, Pole::x6_to_y5, Latch::set);
117     write_switch(Throw::open, Pole::x7_to_y5, Latch::set);
118
119     write_switch(Throw::open, Pole::x0_to_y6, Latch::set);
120     write_switch(Throw::open, Pole::x1_to_y6, Latch::set);
121     write_switch(Throw::open, Pole::x2_to_y6, Latch::set);
122     write_switch(Throw::open, Pole::x3_to_y6, Latch::set);
123     write_switch(Throw::open, Pole::x4_to_y6, Latch::set);
124     write_switch(Throw::open, Pole::x5_to_y6, Latch::set);
125     write_switch(Throw::open, Pole::x6_to_y6, Latch::set);
126     write_switch(Throw::open, Pole::x7_to_y6, Latch::set);
127
128     write_switch(Throw::open, Pole::x0_to_y7, Latch::set);
129     write_switch(Throw::open, Pole::x1_to_y7, Latch::set);
130     write_switch(Throw::open, Pole::x2_to_y7, Latch::set);
131     write_switch(Throw::open, Pole::x3_to_y7, Latch::set);
132     write_switch(Throw::open, Pole::x4_to_y7, Latch::set);
133     write_switch(Throw::open, Pole::x5_to_y7, Latch::set);
134     write_switch(Throw::open, Pole::x6_to_y7, Latch::set);
135     write_switch(Throw::open, Pole::x7_to_y7, Latch::set);
136     return true;
137 }
138
139 bool Driver::probe_i2c()
140 {
141     bool success {true};
142
143     // check ADG2188 is listening on 0xE0.
144     #ifndef X86_UNIT_TESTING_ONLY
145     if (stm32::i2c::send_addr(m_i2c_handle, i2c_addr, stm32::i2c::MsgType::PROBE) == stm32::i2c::Status::NACK)
146     {
147         success = false;
148     }
149     #endif
150     return success;
151 }
152
153 // See page 20 of https://www.analog.com/media/en/technical-documentation/data-sheets/adg2188.pdf
154 bool Driver::write_switch(const Throw &sw_throw [[maybe_unused]], const Pole &sw_pole [[maybe_unused]], const Latch &sw_latch [[maybe_unused]])
155 {
156     bool success {true};
157
158     #if not defined(X86_UNIT_TESTING_ONLY)
159     // write this number of bytes: The data byte(s) AND the address byte
160     stm32::i2c::set_numbytes(m_i2c_handle, 2);
161
162     // check ADG2188 is listening on 0xE0 + 1.
163     if (stm32::i2c::send_addr(m_i2c_handle, i2c_addr, stm32::i2c::MsgType::WRITE) == stm32::i2c::Status::NACK)
164     {
165         success = false;
166     }
167
168     // switch config byte
169     uint8_t switch_configuration = (static_cast<uint8_t>(sw_throw) | static_cast<uint8_t>(sw_pole));
170     stm32::i2c::send_byte(m_i2c_handle, switch_configuration);
171     // latch byte
172     if (sw_latch == Latch::set)
173     {
174         stm32::i2c::send_byte(m_i2c_handle, 0x01);
175     }
176     else
177     {
178         stm32::i2c::send_byte(m_i2c_handle, 0x00);
179     }
180
181     // Generate the stop condition
182     stm32::i2c::generate_stop_condition(m_i2c_handle);
183     #endif
184     return success;
185 }
186
187 // See page 22 of https://www.analog.com/media/en/technical-documentation/data-sheets/adg2188.pdf
188 bool Driver::read_xline_switch_values(XLineRead line [[maybe_unused]])
189 {
190     bool success {true};
191
192     #if not defined(X86_UNIT_TESTING_ONLY)
193     // write this number of bytes: The data byte(s) AND the address byte
194     stm32::i2c::set_numbytes(m_i2c_handle, 2);
195
196     // check ADG2188 is listening on 0xE0 + 1.
197     if (stm32::i2c::send_addr(m_i2c_handle, i2c_addr, stm32::i2c::MsgType::WRITE) == stm32::i2c::Status::NACK)
198     {
199         success = false;
200     }
201     // request the xline we want to read (second byte is don't care, so just repeat it)
202     stm32::i2c::send_byte(m_i2c_handle, static_cast<uint8_t>(line));
203
204 
```

```

205     stm32::i2c::send_byte(m_i2c_handle, static_cast<uint8_t>(line));
206
207     // Generate the stop condition
208     stm32::i2c::generate_stop_condition(m_i2c_handle);
209
210     // check ADG2188 is listening on 0xE0 + 0.
211     if (stm32::i2c::send_addr(m_i2c_handle, i2c_addr, stm32::i2c::MsgType::READ) == stm32::i2c::Status::NACK)
212     {
213         success = false;
214     }
215
216     // receive the first byte and send back ACK to slave
217     uint8_t rx_byte1 {0};
218     stm32::i2c::receive_byte(m_i2c_handle, rx_byte1);
219     stm32::i2c::send_ack(m_i2c_handle);
220
221     // receive the second byte, send NACK and STOP to slave
222     uint8_t rx_byte2 {0};
223
224     stm32::i2c::receive_byte(m_i2c_handle, rx_byte2);
225     stm32::i2c::send_nack(m_i2c_handle);
226
227     stm32::i2c::generate_stop_condition(m_i2c_handle);
228 #endif
229     return success;
230 }
231 } // namespace adg2188

```