GCC Code Coverage Report

Directory: src/		Exec	Total	Coverage
Date: 2022-03-19 23:25:32	Lines:	0	45	0.0 %
Legend: low: < 75.0 % medium: >= 75.0 % high: >= 90.0 %	Branches:	0	26	0.0 %

File	Lines			Branches	
<pre>isr manager stm32g0.cpp</pre>		0.0 %	0 / 45	0.0 %	0 / 26

Generated by: GCOVR (Version 4.2)

GCC Code Coverage Report

Directory: src/		Exec	Total	Coverage
Date: 2022-03-19 23:25:32	Lines:	0	45	0.0 %
Legend: low: < 75.0 % medium: >= 75.0 % high: >= 90.0 %	Branches:	0	26	0.0 %

File	Lines			Branches	
<pre>isr manager stm32g0.cpp</pre>		0.0 %	0 / 45	0.0 %	0 / 26

Generated by: GCOVR (Version 4.2)

GCC Code Coverage Report

 Directory: src/
 Exec
 Total
 Coverage

 File: src/isr_manager_stm32g0.cpp
 Lines:
 0
 45
 0.0 %

 Date: 2022-03-19 23:25:32
 Branches:
 0
 26
 0.0 %

```
Line Branch Exec
                Source
                // MIT License
                // Copyright (c) 2022 Chris Sutton
                // Permission is hereby granted, free of charge, to any person obtaining a copy
                // of this software and associated documentation files (the "Software"), to deal
                // in the Software without restriction, including without limitation the rights
                // to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
                // copies of the Software, and to permit persons to whom the Software is
 10
                // furnished to do so, subject to the following conditions:
 11
 12
                // The above copyright notice and this permission notice shall be included in all
 13
                // copies or substantial portions of the Software.
 14
                // THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 15
                // IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 16
                // FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 17
 18
                // AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
                // LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 19
                // OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 20
                // SOFTWARE.
 21
 22
 23
                #include <isr manager stm32g0.hpp>
 24
 25
 26
 27
                namespace stm32::isr
 28
 29
 30
                extern "C" void EXTI4 15 IROHandler(void)
 31
 32
                    // This calls all registered (non-null) ISR functions. Add more as needed. Must add the following:
 33
 34
                    // 1. check if EXTI flag is set before calling ISR function (using LL_EXTI_IsActiveFallingFlag_0_31)
 35
                    // 2. check ISR slot has a callback function set (not nullptr)
 36
                       3. reset the interrupt flag for their EXTI (using LL EXTI ClearFallingFlag 0 31)
                    if ( (EXTI->FPR1 & EXTI_IMR1_IM5) == EXTI_IMR1_IM5 )
 37
 38
                         if (InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::exti5 ) ] != nullptr)
 39
 40
                             InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::exti5 ) ]->ISR()
 41
 42
                             // clear the falling flag for EXTI Line 5
                            EXTI->FPR1 = EXTI->FPR1 | EXTI_IMR1_IM5;
 43
 44
 45
                         else
 46
                             while(true) { /* No ISR registered in InterruptManagerStm32g0 */ }
 47
 48
 49
 50
                    else if ( (EXTI->FPR1 & EXTI_IMR1_IM10) == EXTI_IMR1_IM10 )
 51
 52
                         if (InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::exti10 ) ] != nullptr)
 53
 54
                             InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::exti10 ) ]->ISR();
 55
                             // clear the falling flag for EXTI Line 10
                            EXTI->FPR1 = EXTI->FPR1 | EXTI_IMR1_IM10;
 56
 57
 5.8
 59
                        else
 60
 61
                             while(true) { /* No ISR registered in InterruptManagerStm32g0 */ }
 62
 63
 64
 65
 66
 67
 68
                extern "C" void DMA1 Channel1 IROHandler (void)
 70
                    if (InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::dma1_ch2 ) ] != nullptr)
 72
                         InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::dma1_ch2 ) ] ->ISR();
 74
                    else
 75
 76
                         while(true) { /* No ISR registered in InterruptManagerStm32g0 */ }
 77
 78
 79
 80
 81
                extern "C" void TIM2_IRQHandler(void)
 82
```

```
84
                    if (InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::tim2 ) ] != nullptr)
 85
                        InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::tim2 ) ]->ISR();
 86
 87
 88
                   else
 89
                   {
                        while(true) { /* No ISR registered in InterruptManagerStm32g0 */ }
 90
 91
 92
               }
 93
               extern "C" void TIM3_TIM4_IRQHandler(void)
 94
 95
 96
                    if (InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::tim3 ) ] != nullptr)
 97
98
                        InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::tim3 ) ]->ISR();
99
100
                    else if (InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::tim4 ) ] != nullptr)
101
102
                        InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::tim4 ) ]->ISR();
103
104
                   else
105
106
                        while(true) { /* No ISR registered in InterruptManagerStm32g0 */ }
107
108
               }
109
110
               extern "C" void TIM14_IRQHandler(void)
111
                    if (InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::tim14 ) ] != nullptr)
112
113
                        InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::tim14 ) ]->ISR();
114
115
116
                   else
117
                        while(true) { /* No ISR registered in InterruptManagerStm32g0 */ }
118
119
120
121
122
123
               extern "C" void TIM15_IRQHandler(void)
124
                    if (InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::tim15 ) ] != nullptr)
125
126
127
                        InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::tim15 ) ]->ISR();
128
129
                   else
130
                        while(true) { /* No ISR registered in InterruptManagerStm32g0 */ }
131
132
                   }
133
134
135
136
               extern "C" void TIM16_FDCAN_IT0_IRQHandler(void)
137
                    if (InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::tim16 ) ] != nullptr)
138
139
140
                        InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::tim16 ) ] ->ISR();
141
142
                   else
143
144
                        while(true) { /* No ISR registered in InterruptManagerStm32g0 */ }
145
146
147
               extern "C" void TIM7_LPTIM2_IRQHandler(void)
148
149
150
                    if (InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::tim7 ) ] != nullptr)
151
                        InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::tim7 ) ]->ISR();
152
153
154
                   else
155
156
                        while(true) { /* No ISR registered in InterruptManagerStm32g0 */ }
157
158
159
160
               extern "C" void USART3_4_5_6_LPUART1_IRQHandler(void)
161
162
                    if (InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::usart5 ) ] != nullptr)
163
                        InterruptManagerStm32g0::m_interrupt_handlers[ static_cast<int>( InterruptTypeStm32g0::usart5 ) ]->ISR();
164
165
166
                   else
167
168
                        while(true) { /* No ISR registered in InterruptManagerStm32g0 */ }
169
170
               }
171
172
173
174
               } // namespace stm32::isr
```

Generated by: GCOVR (Version 4.2)