




Master Clock Generator			
FILE: Clock.sch		REVISION:12/4/2019	
PAGE	OF	DRAWN BY: Merlin Skinner	








ZARC Front Panel Operation Triggers

TITLE

FILE: Control\_3.sch REVISION: 8/3/2019

PAGE OF DRAWN BY: Merlin Skinner


Note: panel data is only for reads, so we never need to cope with I/O buffer turnaround.




NEXT and STEP cycles are ended by the end of the Z80 bus cycle.

ZARC Front Panel Operation State Machine
TITLE

FILE: Control\_4.sch REVISION: 21/2/2021
PAGE OF DRAWN BY: Merlin Skinner






ZARC I/O Bus Control and Interrupt Logic

TITLE


FILE: Control\_6.sch REVISION: 21/2/2021


PAGE OF DRAWN BY: Merlin Skinner



Diode prevents 3.3V powered devices sinking current into unpowered 5V devices.








ZARC Backup Power and Reset Generation


TITLE


FILE: Power.sch REVISION: 21/2/2021


PAGE OF DRAWN BY: Merlin Skinner



Spare Gates		
FILE: Spares.sch		REVISION: 21/2/2021
PAGE	OF	DRAWN BY: Merlin Skinner







ZARC RAM Chip Selects and Memory Mapping

TITLE

 FILE: Z80\_2.sch
 REVISION: 19/1/2019

 PAGE
 OF
 DRAWN BY: Merlin Skinner

