

## Antitrust Policy Notice

RISC-V International meetings involve participation by industry competitors, and it is the intention of RISC-V International to conduct all its activities in accordance with applicable antitrust and competition laws. It is therefore extremely important that attendees adhere to meeting agendas, and be aware of, and not participate in, any activities that are prohibited under applicable US state, federal or foreign antitrust and competition laws.

Examples of types of actions that are prohibited at RISC-V International meetings and in connection with RISC-V International activities are described in the RISC-V International Regulations Article 7 available here: <a href="https://riscv.org/regulations/">https://riscv.org/regulations/</a>

If you have questions about these matters, please contact your company counsel.



#### RISC-V International

RISC-V is a free and open ISA enabling a new era of processor innovation through open standard collaboration. Born in academia and research, RISC-V ISA delivers a new level of free, extensible software and hardware freedom on architecture, paving the way for the next 50 years of computing design and innovation.

We are a transparent, collaborative community where all are welcomed, and all members are encouraged to participate. We are a continuous improvement organization. If you see something that can be improved, please tell us. <a href="mailto:help@riscv.org">help@riscv.org</a>

We as members, contributors, and leaders pledge to make participation in our community a harassment-free experience for everyone.

https://riscv.org/risc-v-international-community-code-of-conduct/



## Agenda

- 1. github issue status one pending to be closed.
- 2. psABI meeting summary regarding overlay
- 3. Concerns regarding code-size-tg new instr: 'tblj' the table jump.
- 4. status and next steps: Fossi, LLVM, binutils patches



#### Github status

- Pending issues
  - o Issue #13 -Behavior of overlay data need to be closed



## psABI updates

Last psABI meeting we decided to go with option 2

https://github.com/riscv-admin-docs/psabi/blob/master/MINUTES/meeting-20210614.adoc

#### Option 2

Propose a generic mechanism for specifying reserved registers

Need a way to specify this in the ABI string e.g. -mabi=ilp32\_x31\_x30\_x29\_x28 to reserve x31-x28



# Tblj - Table jump

 Table jump – do we see any usage overlap between overlay and opportunities for tblj use cases?



### Road map and status

- Submitting patches
  - Submit patches for llvm
  - Submit patches for binutils
  - Get approvals from psABI and Toolchain and runtime
- FOSSI as our new home for overlay standard
  - We got official approval.
  - Next step is to open github for the "generic standard" on Fossi
    - Overlay submissions to llvm/gnu will be referenced to the official Overlay-standard from Fossi
  - The RISCV porting/implementation is attended to stay on riscv/Github for the time being



#### Round table

- Open issues
  - Shadow stack, any impact?



