
# QM\_XC7A35T\_SDRAM CORE BOARD





The QMTech® XC7A35T SDRAM core board uses Xilinx Artix®-7 devices to demonstrate the highest performance-per-watt fabric, transceiver line rates, DSP processing, and AMS integration in a cost-optimized FPGA. Featuring the MicroBlaze™ soft processor and 1,066Mb/s DDR3 support, the family is the best value for a variety of cost and power-sensitive applications including software-defined radio, machine vision cameras, and low-end wireless backhaul.



**Preface** 

# **Table of Contents**

1.	INTRODUCTION								
	1.1	Docun	иENT <b>S</b> COP	'E				3	
	1.2								
2.	GETTING STARTED								
	2.1	Instali	l Develop	MENT TO	OOLS			5	
	2.2	QM_XC7A35T_SDRAM HARDWARE DESIGN							
		2.2.1	QM_XC	7A35T	_SDRAM	Power Su	ıpply	6	
		2.2.2							
		2.2.3	QM XC	7A35T	SDRAM	Memory.		8	
		2.2.4					lock		
		2.2.5	_	_	_		1 10		
		2.2.1	_	-	\		er Supply		
		2.2.2	_	-			t		
		2.2.3							
		2.2.4							
3.	REFER	ENCE		V.				12	
1	REV/IS	ION 🔺	X	4				12	



### 1. Introduction

# 1.1 Document Scope

This demo user manual introduces the QM\_XC7A35T\_SDRAM core board and describes how to setup the core board running with application software Xilinx Vivado 2016.4. Users may employee the on board rich logic resource FPGA XC7A35T-1FTG256C and large SDRAM memory MT48LC16M16 to implement various applications. The core board also has 108 non-multiplexed FPGA IOs for extending customized modules, such as UART module, CMOS/CCD camera module, LCD/HDMI/VGA display module etc.

#### 1.2 Kit Overview

Below section lists the parameters of the QM\_XC7A35T\_SDRAM core board;

- On-Board FPGA: XC7A35T-1FTG256C;
- On-Board FPGA external crystal frequency: 50MHz;
- XC7A35T-1FTG256C has rich block RAM resource up to 1,800Kb;
- XC7A35T-1FTG256C has 33,280 logic cells;
- On-Board N25Q064 SPI Flash, 8M bytes for user configuration code;
- > On-Board 32MB Micron SDRAM, MT48LC16M16A2-75;
- On-Board 3.3V power supply for FPGA by using MP2359 wide input range DC/DC;
- XC7A35T development board has two 64p, 2.54mm pitch headers for extending user IOs. All IOs are precisely designed with length matching;
- XC7A35T development board has 2 user switches;
- XC7A35T development board has 3 user LEDs;
- XC7A35T development board has JTAG interface, by using 6p, 2.54mm pitch header;
- XC7A35T development board PCB size is: 6.7cm x 8.4cm;
- Default power source for board is: 1A@5V DC, the DC header type: DC-050, 5.5mmx2.1mm;




Figure 1-1. QM XC7A35T SDRAM Core Board Overview



# 2. Getting Started

The QM\_XCA35T\_SDRAM core board includes below item:




Figure 2-1. QM\_XC7A35T\_SDRAM Top View

Below image shows the dimension of the QM\_XC7A35T\_SDRAM core board: 6.7cm x 8.4cm. The unit in below image is millimeter(mm).




Figure 2-2. QM\_XC7A35T\_SDRAM Core Board Dimension



# 2.1 Install Development Tools

The QM\_XC7A35T\_SDRAM core board tool chain consists of Xilinx Vivado 2016.4, Xilinx USB platform cable, XC7A35T core board and 5V DC power supply. Below image shows the Xilinx Vivado 2016.4 development environment which could be downloaded from Xilinx office website:




Figure 2-3. Vivado 2016.4

Below image shows the JTAG connection between Xilinx USB platform cable and XC7A35T core board:



Figure 2-4. JTAG Connection and Power Supply



# 2.2 QM\_XC7A35T\_SDRAM Hardware Design

#### 2.2.1 QM\_XC7A35T\_SDRAM Power Supply

The core board needs 5V DC input as power supply which could be directly injected from power header or the 64P female header U7/U8. Users may refer to the hardware schematic for the detailed design. The on board LED D4 indicates the 3.3V supply, it will be turned on when the 5V power supply is active. In default status, all the FPGA banks IO power level is 3.3V because bank power supply is 3.3V. However, BANK34 and BANK35 IO's power level could be changed according to detailed custom requirement. There're three 0 ohm resisters could be removed: R223/R224/ R225, and instead the BANK34 and BANK35's power supply could be injected from 64P female header U8. Detailed design refer to hardware schematic.

Note: FPGA core supply 1.0V is regulated by On-Semi DC/DC chip NCP1529 which could output maximum 1A current.




Figure 2-5. Power Supply for the FPGA



#### 2.2.2 QM\_XC7A35T\_SDRAM SPI Boot

In default, QM\_XC7A35T boots from external SPI Flash, detailed hardware design is shown in below figure. The SPI flash is using N25Q064 manufactured by Micron, with 64Mbit memory storage.




Figure 2-6. SPI Flash

The FPGA boot sequence setting M0:M1:M2 is configured as 1:0:0 which indicates FPGA will boot from SPI Flash after power on. In default, the jumper J1 is under closed status.




Figure 2-7. M0:M1 Hardware Settings

The LED D2 will be turned on after the FPGA successfully loading configuration file from SPI Flash during power on stage. In this case, LED D2 could be used as FPGA loading status indicator.




Figure 2-8. FPGA\_DONE Status Indicator



#### 2.2.3 QM\_XC7A35T\_SDRAM Memory

QM\_XC7A35T has on board 16bit width data bus, 32MB memory size SDRAM MT48LC16M16 provided by Micron. Below image shows the detailed hardware design:




Figure 2-9. SDRAM

# 2.2.4 QM\_XC7A35T\_SDRAM System Clock

FPGA chip XC7A35T-1FTG256C has system clock frequency 50MHz which is directly provided by external crystal. The crystal is designed with high accuracy and stability with low temperature drift 10ppm/° c. Below image shows the detailed hardware design:





Figure 2-10. 50MHz System Clock



#### 2.2.5 QM\_XC7A35T\_SDRAM Extension IO

The core board has two 64P 2.54mm pitch female headers which are used for extending user modules, such as ADC/DAC module, audio/video module, ethernet module, etc.





#### 2.2.1 QM\_XC7A35T\_SDRAM 3.3V Power Supply

The core board's 3.3V power supply is using high efficiency DC/DC chip MP2359 provided by MPS Inc. The MP2359 supports wide voltage input range from 4.5V to 24V. In normal use case, 5V DC power supply is suggested to be applied on the board. Below image shows the MP2359 hardware design:




Figure 2-12. MP2359 Hardware Design

#### 2.2.2 QM\_XC7A35T\_SDRAM JTAG Port

The on board JTAG port uses 6P 2.54mm pitch header which could be easily connected to Xilinx USB platform cable. Below image shows the hardware design of the JTAG port:



Figure 2-13. JTAG Port

### 2.2.3 QM\_XC7A35T\_SDRAM User LED

Below image shows one user LED and 3.3V power supply indicator:





Figure 2-14. LEDs




# 2.2.4 QM\_XC7A35T\_SDRAM User Key

Below image shows the PROGRAM\_B key and one user key:





#### Reference 3.





# 4. Revision

Doc. Rev.	Date	Comments	
0.1	05/10/2017	Initial Version.	
1.0	05/14/2017	V1.0 Formal Release.	



