NVP1208

Multi-Channel Real Time Video & Audio capture device



Information contained here is subject to change without notice. Make sure to check and use an updated version of the Data sheet.

www.nextchip.com

2010. 12. 14.

Preliminary REV 0.0



Multi-Channel Real Time Video & Audio capture device

: NVP1208 supports multi-channel(up to 17ch - Record 16ch / Live 1ch) real time video and audio capture via PCI 33MHz Bus. It includes 4 channel Video decoder / 4 channel Audio processor and supports external 12ch Video/Audio digital input interface. NVP1208 digitizes and decodes NTSC/PAL video signal, transfers multi-channel video data to via PCI 33MHz bus. It also transfer PCM digital audio signal up to 16ch and support audio mute detection and volume control. NVP1208 includes high performance DMA controller that fully utilizes the PCI 33MHz Bandwidth.

Features

Video Decoder

- · Accept NTSC-M/J/4.43 and PAL-B/G/H/I/D/K/L/M/N/Nc/60
- Robust Sync detection for weak and non-standard signals
- Fully programmable Static or Automatic gain control
- · Accept Analog CVBS up to 4 channel
- · High-performance 3H/5H 2D adaptive comb filter
- · Programmable peaking filter for Luminance
- · Programmable Vertical Peaking filter
- · CTI (Chrominance Transient Improvement)
- · Color compensation for PAL
- · IF compensation filter
- · Robust No-video detection
- · Programmable brightness, contrast, saturation and hue

Video Scaler

- · High quality horizontal & vertical filtered scaling with arbitrary scale down ratio
- · Support various frame resolution
- -. NTSC : 720x240, 704x240, 640x240, 320x240
- -. PAL: 720x288, 704x288, 640x288, 720x240, 704x240, 640x240

Ordering Information

Device	Package	Temperature Range
NVP1208	208QFP	-10 ~ 80°C

Audio Processor

- · Accept analog audio input up to 4 channel
- · Built in a strong 10bit Pipe-Line ADC for noise
- · Support Linear PCM
- · Support 16bit/8bit, 8k/16k sampling
- · Built in Input Volume Controller
- · Built in Mute Detector

PCI

- · Built in Video/Audio DMA controller
- · Video capture

Input: 4ch CVBS +

12ch for Record & 3ch in 12ch for Live Digital BT.656

Output: 16ch record + 1ch Live

· Audio capture

Input : 4ch Analog audio + 12ch Digital Cascade Output : Linear PCM

- · Fully PCI Rev.2.2-3.0 compliant
- · Support YUV 4:2:2, 4:1:1, 4:2:0, Y only format
- · Support 33MHz PCI Clock
- · Built in PCI Test pattern generator for Hardware

Debugging

MISC.

- · Support Auxiliary 24 GPIO port
- · Support two I2C Master
- · 1.8V(Core), 3.3V(I/O)
- · 5V tolerant I/O
- · Package (208-QFP, 28mm x 28mm, 0.5P)

Applications

-. PC Based on Video Security System




[[Table of Contents]]

1.	Pin Information	
	1.1 Pin Assignments	
	1.2 Pin Description	
2.	Video Decoder ·····	····· '
7	2.1 Functional Overview	
//	2.2 Video Input Formats	
	2.3 Analog Front End (CLAMP, AGC, Anti-aliasing Filter)	
	2.4 Genlock (Robust Sync Detection, Robust No-Video Detection)	
	2.5 Y/C separation (3H/5H Adaptive Comb Filter)	
	2.6 Luma Processing	
	2.7 Chroma Processing ·····	
	2.8 Video Scaler	
3.	Audio Processor	1
•	3.1 Description	1
	3.2 Mute Detection ·····	
	3.3 Volume Control	1
		_
4	PCI Descriptions	1
••	TOT Descriptions	-
5.	Register Map	···· 18
6.	Register Description	···· 2'
	6.1 PCI Configuration space	2
	6.2 PCI Configuration register	2
	6.3 PCI part	
	6.4 Audio Processor & Video Decoder Part	
7.	Electrical characteristics	40
	7.1 Absolute Maximum Ratings	1
	7.1 Absolute Maximum Ratings 7.2 Recommended Operating Condition	4
	7.3 DC Characteristics	
	7.4 AC Characteristics	
	7.4 No Cantide Candida	7 -
R	System Application	49
0.	8.1 Recommended NTSC Register	
	8.2 Recommended PAL Register	
	8.3 Package Information	
	ON LACKAGE HEOLITAUUT	3
n	Package Information ·····	<i>5</i>
7.	I ackage hilomation	3
10	Contact Information ·····	···· 5

1. Pin Information

1.1 Pin Assignments



1.2 Pin Description

Pin name	Number	Type	Description
	Analog Video Interface	(16 Pins)
VIN1A, VIN2A, VIN3A, VIN4A, VIN1B, VIN2B, VIN3B, VIN4B, VIN1C, VIN2C, VIN3C, VIN4C, VIN1D, VIN2D, VIN3D, VIN4D	7, 8, 9, 10, 13, 14, 15, 16, 19, 20, 21, 22, 25, 26, 27, 28	AI	Analog Video Inputs
	Analog Audio Interfac	e (4Pins)	
AIN1, AIN2, AIN3, AIN4	31, 32, 33, 34	AI	Analog Voice Inputs
	PCI Interface (51	Pins)	
PCI_CLK	56	I	PCI Clock (33MHz)
PCI_RSTb	55	I	PCI global Reset (Active Low)
INTAb	54	О	PCI Interrupt output (Active Low)
REQb	58	О	PCI Bus request signal (Active Low)
GNTb	57	I	PCI Bus grant signal (Active Low)
IDSEL	72	I	PCI initialization device select signal
AD_31, AD_30, AD_29, AD_28, AD_27, AD_26, AD_25, AD_24, AD_23, AD_22, AD_21, AD_20, AD_19, AD_18, AD_17, AD_16, AD_15, AD_14, AD_13, AD_12, AD_11, AD_10, AD_09, AD_08, AD_07, AD_06, AD_05, AD_04,	61, 62, 63, 64 65, 66, 67, 68 73, 74, 75, 76, 77, 78, 79, 80, 95, 96, 97, 98, 101, 102, 103, 104, 108, 109, 110, 111,	1/0	Bi-directional PCI I/O pins transfer both address and data signals
AD_03, AD_02, AD_01, AD_00, CBEb_03, CBEb_02, CBEb_01, CBEb_00	112, 113, 114, 115 71, 83, 94, 107	1/0	Bi-directional PCI I/O pins transfer both bus command and byte enable signals
FRAMED	84	I/O	(Active Low) Bi-directional PCI cycle frame signal (Active Low)
IRDYb	85	1/0	Bi-directional PCI initiator ready signal (Active Low)
TRDYb	86	I/O	Bi-directional PCI target ready signal (Active Low)
DEVSELb	87	I/O	Bi-directional PCI device select signal (Active Low)
STOPb	88	I/O	Bi-directional PCI stop signal (Active Low)
PAR	93	I/O	Bi-directional PCI parity signal
SERRb	92	О	Report address parity error
PERRb	91	I/O	Report data parity error
MSEL	118	I	Test Purpose Only (Connect to GND)
	I2C Interface (6P	ins)	
SCL_1, SCL_2	183, 160	I/O	Serial Clock 1, Serial Clock 2 for I2C Master
SDA_1, SDA_2	182, 159	I/O	Serial Data 1, Serial Data 2 for I2C Master
SCL_3	135	I/O	Test Serial Clock for I2C Slave
SDA_3	134	I/O	Test Serial Data for I2C Slave
	System Clock (1 I	Pins)	
SYS_CLK	119	I	System Clock (27MHz/54MHz/108MHz)

6/51

Pin name	Number	Type	Description
	External Digital Video Interf	ace (51P	ins)
EX1A_07, EX1A_06, EX1A_05, EX1A_04,	207, 206, 205, 204,		BT.656 Data for Record from External 1st Video
EX1A_03, EX1A_02, EX1A_01, EX1A_00	203, 202, 201, 200	I	Decoder (#5ch~#8ch @108MHz)
EX1B_07, EX1B_06, EX1B_05, EX1B_04,	196, 195, 194, 193,	т	BT.656 Data for Live from External 1st Video
EX1B_03, EX1B_02, EX1B_01, EX1B_00	192, 191, 190, 189	I	Decoder (one ch in #5ch~#/8ch @27MHz)
EX1_VI_CLK	198	I	Clock Input from External 1st Video Decoder (@54MHz/108MHz)
EX2A_07, EX2A_06, EX2A_05, EX2A_04,	179, 178, 177, 176,		BT.656 Data for Record from External 2nd Video
EX2A_03, EX2A_02, EX2A_01, EX2A_00	175, 174, 173, 172	I	Decoder (#9ch~#12ch @108MHz)
EX2B_07, EX2B_06, EX2B_05, EX2B_04,	168, 167, 166, 165,		BT.656 Data for Live from External 2nd Video
EX2B_03, EX2B_02, EX2B_01, EX2B_00	164, 163, 162, 161	I	Decoder (one ch in #9ch~#/12ch @27MHz)
EX2_VI_CLK	170	I	Clock Input from External 2nd Video Decoder (@54MHz/108MHz)
EX3A_07, EX3A_06, EX3A_05, EX3A_04,	156, 155, 154, 153,	_	BT.656 Data for Record from External 3rd Video
EX3A_03, EX3A_02, EX3A_01, EX3A_00	152, 151, 150, 149	I	Decoder (#13ch~#16ch @108MHz)
EX3B_07, EX3B_06, EX3B_05, EX3B_04,	145, 144, 143, 142,		BT.656 Data for Live from External 3rd Video
EX3B_03, EX3B_02, EX3B_01, EX3B_00	141, 140, 139, 138	I	Decoder (one ch in #13ch~#/16ch @27MHz)
			Clock Input from External 3rd Video Decoder
EX3_VI_CLK	147	I	(@54MHz/108MHz)
	External Digital Audio Inter	face (3Pi	, , , , , , , , , , , , , , , , , , ,
EX_AU_CLK, EX_AU_SYN, EX_AU_DAT	186, 185, 184	I	External Digital Audio Clock, Sync, Data Input
	ETC (28Pins)		, , , ,
TESTO, TEST1, TEST2, TEST3	208, 1, 2, 3	I	Test Pins (Connect to ground)
GPIO 23, GPIO 22, GPIO 21, GPIO 20,	133, 132, 131, 130,		. (
GPIO_19, GPIO_18, GPIO_17, GPIO_16,	127, 126, 125, 124,		
GPIO_15, GPIO_14, GPIO_13, GPIO_12,	123, 122, 121, 120,		
GPIO_11, GPIO_10, GPIO_09, GPIO_08,	51, 50, 49, 48,	I/O	General Purpose I/O
GPIO_07, GPIO_06, GPIO_05, GPIO_04,	45, 44, 43, 42,		
GPIO_03, GPIO_02, GPIO_01, GPIO_00	41, 40, 39, 38	(24 Ding)	
	Power(24 Pins) / Ground	(24 PHS)	
	5, 11, 17, 23,		
	29, 35, 37, 47,		
	52, 60, 70, 82,		
VSS (24 Pins)	90, 100, 106, 117,	G	Ground
	129, 137, 148, 158,		
	171, 181, 188, 199		\///\
	171, 101, 100, 199		. / / .
	4, 46, 53, 69,		
VDD3D (10 Pins)	89, 105, 136, 157,	P	Digital Power (Digital 3.3V)
	169, 197		
	36, 59, 81, 99,		
VDD1D (9 Pins)	116, 128, 146, 180,	P	Digital Power (Digital 1.8V)
	187		
TIDDA (TT)	6, 12, 18, 24,		A 1 B (A 1 46Y)
VDD1A (5 Pins)	30	P	Analog Power (Analog 1.8V)
	NVP1208 208QFP_28x	28 0.5P	

2. Video Decoder

: NVP1208 includes Four Channel Video Decoder and delivers high quality images. It accepts separate 4 CVBS inputs from Camera, TV or VCR and so on. It digitizes and decodes NTSC/PAL video formats into digital components video.

: NVP1208 includes 4 channel analog processing circuit that comprise anti-aliasing filter, CLAMP, AGC and ADC. . It shows the best image quality adopted by high performance 2D adaptive comb filter and vertical peaking filter. It also supports programmable Saturation, Hue, Brightness and Contrast and several function such as CTI, Programmable peaking filter, PAL compensation, IF compensation filter.

2.1 Functional Overview

: The role of video decoder is to separate luminance and chrominance signals from composite video signal. Figure 2.1 shows the block diagram of decoder part




Figure 2.1. Video Decoder Data Flow of NVP1208

The First step to decode composite video signals is to digitize the entire composite video signal using an A/D converter (ADC). NVP1208 uses the 10-bit ADC whose frequency is 27Mhz. Video inputs are usually AC-coupled and have a 75 Ohm AC and DC input impedance. As a result, the video signal must be DC restored every scan line during horizontal sync to position the sync tips at known voltage level using the AGC/CLAMP logic. The video signal also is lowpass filtered to about 9MHz in Anti aliasing Filter to remove any high-frequency components that may result in aliasing.

Vertical sync and horizontal sync information are recovered in Genlock block. When composite video signal is decoded, the luminance and chrominance are separated by Adaptive Comb Filter. The quality of decoded image is strongly dependent on the signal quality of separated Y and C. To achieve best quality of image, 2D Adaptive Comb Filter is used

The chrominance demodulator in color processing block accepts modulated chrominance data from Adaptive Comb Filter which generates Cb/Cr color difference data. During active video period, the chrominance data is demodulated using sine and cosine subcarrier data.

2.2 Video Input Formats

: NVP1208 supports all NTSC/PAL Video Standard. Table 2.1 shows NTSC/PAL Video Standards and Register Setting Value (VIDEO FORMAT, 0x208[4:0]/0x208[12:8]/0x208[20:16]/0x208[28:24]) to support them.

VIDEO_FORMAT	FORMAT	LINE	HZ	Fsc(MHz)
0x00	NTSC-M,J	525	60	3.579545
0x11	NTSC-4.43	525	60	4.43361875
0x1D	PAL-B,D,G,H,I	625	50	4.43361875
0x16	PAL-M	525	60	3.57561149
0x1F	PAL-Nc	625	50	3.58205625
0x15	PAL-60	525	60	4.433619
		•		•

% Don't use auto-detect mode in case of NRT (Non Real Time) operation

Table 2.1 NVP1208 Input Video Image Formats

2.3 Analog Front End (CLAMP, AGC, Anti-aliasing Filter)

: NVP1208 includes 4 channel analog processing circuit that comprise anti-aliasing filter, ADC, AGC and CLAMP. Because its design is dedicated to video application, Analog Processing circuit does not require external reference circuit. External coupling capacitance only is needed for NVP1208. Figure 2.2 demonstrates the bode plot of Anti-aliasing Filter. Anti-aliasing Filter is controlled by a Register (AFE_FIR_MODE, 0x070[28]).




Figure 2.2 Anti-aliasing Filter characteristic

2.4 Genlock (Robust Sync Detection, Robust No-Video Detection)

: NVP1208 provides a fully digital GenLocking circuitry. The digital Genlocking Circuitry uses the locking method of the timing control signals such as horizontal sync, vertical sync, and the color subcarrier. NVP1208 uses the proprietary Genlocking mechanism for video application system. It supports very Robust Sync Detection & Robust No-Video Detection, and it is also showed reliable operation in Non-standard signal and Weak-signal.

2.5 Y/C separation (3H/5H Adaptive Comb Filter)

An adaptive comb filter is used to separate Y and C signal from NTSC/PAL standard video signal. Therefore, The output image is sharper and clearer compared to other video decoder. To achieve this, BSF(Band Split Filter) is used. Figure 2.3. shows the Chroma BSF which is controlled by Register (BSF_MODE, 0x204[31:24]).




Figure 2.3 Band Split Filter Characteristic

NVP1208 can also separate Y signal from C signal out of input CVBS using the Notch Filter. And according to internal criteria in the NVP1208, the Notch and Comb filters can be mixed for use. In special case, use the Notch filter to separate Y signal from C signal to have a good-quality image.

2.6 Luma Processing

: The high-frequency range of Y/C separated data has a relatively smaller magnitude than the low-frequency range. The high-frequency range makes the image more distinct and remarkable, but may induce worse coding efficiencies when video signal is compressed.

NVP1208 provides the peaking filter and Gain control for emphasizing or depressing the high-frequency area to avoid this problem. The luma filter is applied to this purpose and its characteristics can be controlled by register.

(Y_FIR_MODE, 0x22C[15:0])






Figure 2.4 Peaking Filter Characteristic

2.7 Chroma Processing

: Chroma processing mainly consists of 3 parts: demodulation, filtering, and ACC(Automatic Chroma-gain Control). The chroma demodulator receives modulated chroma from Y/C separator, and generates demodulated color difference data. Demodulated data must be low-pass filtered to reduce anti-aliasing artifacts.

Figure 2.5. shows chroma demodulation and filtering process. Chroma LPF frequency characteristics is demonstrated in Figure 2.6. Users can select the chroma filter through I2C interface (CLPF_SEL, 0x0B8[9:8]).




Figure 2.5 Chroma Process




Figure 2.6 Chroma Low Pass filter Characteristic



2.8 Video Scaler

: NVP1208 has 5 scalers(4 scalers for Record Output, 1 scaler for Live Output). A Scaler plays a role to reduce input image size to the size user wants. Please refer to the figure 2.7 as below.




Figure 2.7 Function of Scaler

NVP1208 assigns each decoder to such channel. A User uses this scaler to control the size of input image by 1/32 for horizontal and vertical direction. H-direction's size can be controlled by the H DTOx[20:0] (0x164/0x16C/0x174/0x17C/0x184) register and V-direction's one by V_DTOx[20:0] (0x168/0x170/0x178/0x180/0x188) register. The values of H_DTOx and V_DTOx is determined by following formula.

> NTSC: $H_DTOx[20:0] = (HP_scaled/720) \times (2^20)$ $V_DTOx[20:0] = (VP_scaled/240) \times (2^20)$ PAL : $H_DTOx[20:0] = (HP_scaled/720) \times (2^20)$ $V_DTOx[20:0] = (VP_scaled/288) \times (2^20)$

Where, HP_scaled indicates horizontal pixel number or the size of the image which a user wants to get. VP_scaled does the same role as HP_scaled but for vertical direction.

For example of using this register, if you need 360x240 scaled image in NTSC, H_DTOx[20:0] shall have the value of (360/720)× 2^20. Simply, H_DTOx[20:0] = 2^19. And V_DTOx[20:0] becomes (120/240)× 2^20. Again, $V_DTOx = 2^19$

The table as below is register values for common scale sizes.

ole as below is register v	alues for commo	on scale sizes.			
Dagistar	704x240	640×240	360×240	352v240	320x240
Register	below is register values for common scale sizes. Register				
Register (720x240) 640x240 360x240 352x240 320x240 H_DTO1 (0x164[20:0]) 0x100000 0x0E8BA3 0x082900 0x080000 0x0745D2					
V_DTO1 (0x168[20:0])	0x100000	0x100000	0x100000	0x100000	0x100000

Table 2.2 Register Value for Scale used frequently

NVP1208's scaler has two types of output as you can see in figure 2.8.

In mode1, the area which is not scaled is treated as blank. Therefore it can be longer than existing horizontal blank section. In this case, you should regard that in order to reduce the vertical size, it extend the horizontal blank section instead of using vertical blank. Hence, vertical blank section is able to have over 1 line range only for horizontal blank section under the standard status. (See the left side of Figure 2.8). Mode2 is output-way that let horizontal and vertical blank signals follow the standard and the section which is supposed to be blanked is changed to the value users define. Please refer to figure 2.8 (right side). The blue section displays the result that users define as blue.




Figure 2.8 Function of Scaler

Figure 2.9 describes more detailed horizontal blank signal of Mode1. This is how scaled signal works in CCIR656 format. SAV packet(0xFF,0x00,0x00,SAV)is fixed, compared with input signal, and EAV packet takes a moving way.




Figure 2.9 Scaled Horizontal Blank Signal of Mode 1

Figure 2.10 describes more detailed horizontal blank signal of Mode2. You might see in the figure that scaled signal is almost matched with horizontal blank signal's standard. But the rest section of the image that scaled signal is displayed is filled with the defined color(Blue) that users choose.






Figure 2.10 Scaled Horizontal Blank Signal of Mode 2

This scaler has a function to increase the 704 active pixel input to 720 size for horizontal direction. for using this function, there is the register to control start position in 16pixel range.

 $That \ is \ H_DEL(0x168/0x170/0x178/0x180/0x188[31:28]), \ UP(0x168/0x170/0x178/0x180/0x188[27]) \ (Figure \ 2.11)$




Figure 2.11 720 Extension function

3. Audio Processor

3.1 Description

: NVP1208 outputs PCM digital audio signals converted from analog audio input signals and transfers audio data to PC via PCI bus. NVP1208 has 4 channel ADCs and each ADC generate 16K / 8K sampled 16bit / 8bit audio data. In addition, NVP1208 supports audio mute detection and input volume control.

3.2 Mute Detection

: NVP1208 has an audio mute detection block for individual 4 channels. The mute detection scheme uses absolute/differential amplitude detection method. The detection method and accumulated period are defined by the ADET_MODE (0x058[11]) and ADET_FILT (0x058[10:8]) register, and the detecting threshold values are defined by ADET_TH register (0x05C[15:0]).

3.3 Volume Control

: NVP1208 can audio input volume control. Audio input volume control register is AU_DG(0x068[30:28]).




Figure 3.1 Audio Processor Data Flow of NVP1208

4. PCI Descriptions

PIN Name	PIN #	I/O Type	Signal	Description
			PCI In	terface (51 Pins)
PCI_CLK	56	I	PCI Clock	PCI Clock provides timing for all PCI transactions. All PCI signals except PCI_RSTb, INTAb are sampled on the rising edge of PCI_CLK and all other timing parameters are defined with respect to this edge. NVP1204 operates 33MHz.
PCI_RSTb	55	I	PCI Reset	PCI Reset is used to bring PCI-specific registers, sequencers, and signals to a consistent state. PCI_RSTb may be asynchronous to PCI_CLK when asserted or deasserted.
INTAb	54	0	Interrupt pin	Interrupts on PCI are optional and defined as "level sensitive," asserted low(low active), using open drain output drivers. *Interrupt A* is used to request an interrupt.
REQb	58	o	Request	Request indicates to the arbiter that this agent desires use of the bus. This is a point to point signal. Every master has its own REQb which must be tri-stated while PCI_RSTb is asserted.
GNTb	57	I	Grant	Grant indicates to the agent that access to the bus has been granted. This is a point to point signal. Every master has its own GNTb which must be ignored while PCI_RSTb is asserted.
IDSEL	72	I	Initialization Device Select	Initialization Device Select is used as a chip select during configuration read and write transactions.
AD[31:0]	61, 62, 63, 64, 65, 66, 67, 68, 73, 74, 75, 76, 77, 78, 79, 80, 95, 96, 97, 98, 101, 102, 103, 104, 108, 109, 110, 111, 112, 113, 114, 115	I/O	Address/Data	Address and Data are multiplexed on the same PCI pins. A bus transaction consists of an address phase followed by one or more data phase. PCI supports both read and write bursts. The address phase is the frist clock cycle in the FRAMEb is asserted. During the address phase, AD[31:0] contain a physical address(32bit). For I/O, this is a byte address; for configuration and memory, it is a DWORD address. During data phases, AD[7:0] contain the least significant byte(LSB) and AD[32:24] contain the most significant byte (MSB). Write data is stable and valid when IRDYb is asserted; read data is stable and valid when TRDYb is asserted. Data is transferred during those clocks where both IRDYb and TRDYb are asserted.
CBEb[3:0]	71, 83, 94, 107	I/O	Bus Command/ Byte Enables	Bus Command and Byte Enables are multiplexed on the same PCI pins. During the address phase of a transaction, CBEb[3:0] define th bus command. During the data phase, CBEb[3:0] are used as Byte Enables. The Bye Enables are valid for the entire data phase and determine which byte lanes carry meaningful data.
FRAMEb	84	I/O	Cycle Frame	Cycle Frame is driven by the current master to indicate the beginning and duration of an access. FRAMEb is asserted to indicate a bus transaction is beginning. While FRAMEb is deasserted, the transaction is in the final data phase or has completed.
IRDYb	85	I/O	Initiator Ready	Initiator Ready indicates the initiating agent's ability to complete the current data phase of the transaction. IRDYb is usede in conjunction with TRDYb. A data phase is completed on any clock both IRDYb and TRDYb are asserted. During a write, IRDYb indicates that valid data is present on AD[31:0]. During a read, it indicates the master is prepared to accept data. Wait cycles are inserted until both IRDYb and TRDYb are asserted together.

PIN Name	PIN #	I/O Type	Signal	Description
TRDYb	86	I/O	Target Ready	Target Ready indicates the target agent's ability to complete the current data phase of the transaction. TRDYb is used in conjunction with IRDYb. A data phase is completed on any clock both TRDYb and IRDYb are asserted. During a read, TRDYb indicates that valid data is present on AD[31:0]. During a write, it indicates the target is prepared to accept data. Wait cycles are inserted until both IRDYb and TRDYb are asserted together.
DEVSELb	87	I/O	Device Select	Device Select, When actively driven, indicates the driving device has decoded its address as the target of the current access. As an input, DEVSELb indicates whether any device on the bus has been selected.
STOPb	88	I/O	Stop	Stop indicates the current target is requesting the master to stop the current transaction.
PAR	93	I/O	Parity	Parity is even parity across AD[31:0] and CBEb[3:0]. Parity generation is required by all PCI agents. PAR is stable and valid one clock after each address phase. For data phases, PAR is stable and valid one clock after either IRDYb is asserted on a write transaction or TRDYb is asserted on a read transaction Once PAR is valid, it remains valid until one clock after the completion of the current data phase. The master drivers PAR for address and write data phases; the target dves PAR for read data phase.
SERRb	92	0	System Error	System Error is for reporting address parity errors, data parity errors on the Special Cycle command, or any other system error where the result will be catastrophic. IF an agent does not want a non-maskable interrupt to be generated, a different reporting mechanism is required. SERRb is pure open drain and is actively driven for a single PCI clock by the agent reporting the error.
PERRb	91	I/O	Parity Error	Parity Error is only for the reporting data parity errors during all PCI transactions except a Special Cycle. The PERRb pin is sustained tri-state and must be driven active by the agent receiving data two clocks following the data when a data parity error is detected. The minimum duration of PERRb is one clock for each data phase that a data parity error is detected.

5. Register Map

Address Range	Description
0x00 ~ 0xFF	PCI Configuration
$0x000 \sim 0x02C$	Internal Processing Clock Selection
$0x030 \sim 0x06C$	Audio Processor Control (Almost Fix value, refer to recommand value table)
0x070 ~ 0x0FC	Video Decoder Control 1(Almost Fix value, refer to recommand value table)
$0x130 \sim 0x18C$	Test Pattern & Scaler Control
$0x200 \sim 0x25C$	Video Decoder Control 2
0x400 ~ 0x4FC	Video Record DMA Base Address
$0x500 \sim 0x50C$	Video Live DMA Base Address
$0x600 \sim 0x674$	Video Interrupt Status & H size Control
0x678 ~ 0x6DC	Video DMA Enable & DMA Burst Size
$0x700 \sim 0x718$	Audio DMA Control
$0x720 \sim 0x764$	Global DMA Interrupt Status

	Description	
Constant	Fixed Register Value (System Values)	
	This Color shows Reserved Register region	

Addr	[31]	[30]	[29]	[28]	[27]	[26]	[25]	[24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]	[15]	[14]	[13]	[12]	[11	.] [10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x00	Device ID (0x1208)																	Vendor_ID (0x1B07)														
0x04		Status														Command																
0x08												Class	code															Revis	ion ID			
0x0C				BIS	ST							Heade	r Type							Latenc	y Time	r						Cachel	ine Size			
0x10																Base Ac	ldress 0															
0x14																Rese	rved															
0018																Rese	rved															
0x1C																Rese	erved															
0x20																Rese	served															
0x24																Rese	rved															
0x28														\triangle		Rese	rved															
0x2C								Subsys	tem ID															Subsystem	Vendor II)						
0x30															Expai	nsion ROM	I Base Ad	ldress														
0x34												Resi	erved															Capabi	lities Ptr			
0x38																Rese	rved															
0x3C				Max	Lat							Min	_Gnt							Interru	upt Pin							Interru	pt Line			

F241 F201 F201	F201	F0573	F262 F2	53 524	[22]	[22]	[21]	F201	[10]	F101 F181	110	F1.53	F1 43 F1 23	[10]	F143 F	03 [03	F03	[8]	10	ren	F 43	F23	[0]	F43	503
	[28]	[27]		_	[23]			[20]	[19]		[16]	[15]		[12]			[8]	[7]			[4]	[3]			[0]
DATA_SEL_8			DATA_SEL	7						DATA_SEL_5			DATA_SEL_8				DATA_SEL_2								
DATA_SEL_16			DATA_SEL_	15	1	DATA_SI	EL_14			DATA_SEL_13			DATA_SEL_12		D		DATA_S	EL_10		DATA_SEL_9					
														DATA_SEL_19				DATA_S	EL_18		DATA_SEL_17		L_17		
	0xt	00						0x00 0x00							:00						0xt	00			
	0x0	00						0x00							:00						0xt	00			
															0x0					0xt	00				
PAT_TYPE_8			PAT_TYPE	.7		PAT_TY	PE_6		PAT_TYPE_5 PAT_TYPE_8					1	AT_TYPE_3			PAT_TY	PE_2			PAT_TY	PE_1		
PAT_TYPE_16			PAT_TYPE_	15		PAT_TYI	PE_14		PAT_TYPE_13 PAT_TYPE_12						P	AT_TYPE_11			PAT_TY	PE_10			PAT_TY	PE_9	
															P	AT_TYPE_19			PAT_TY	PE_18			PAT_TYF		
														FV_60		LIVE_CH	_SEL		MV_CUF	R_COL		MV	_CUR_SPD	- 1	IV_CU R_ON
	0	0	0	0				0	0	0 0	0										0	0	0	0	0
															H_I	гоі									
H_DEL1		UP1	SEL1 -												V_I	гоі									
															H_I	ГО2									
H_DEL2		UP2	SEL2 -												VΙ	TO2									
				OKG.												102									
				OKG.										\mathcal{I}	H_I										
H_DEL3		UP3	SEL3 -	SYNC ORG3												ГОЗ									
H_DEL3		UP3	SEL3 -	SYNC ORG3	3									/	N-T	ГОЗ									
H_DEL3			SEL3 -	SYNC	3								_		HTA ATI	ГО3									
				SYNC ORG4	- 1										HTA ATI	TO3 TO4 TO4									
		UP4		SYNC ORG3	4										A-T H-T A-T H-T	TO3 TO4 TO4 TO4 TO_L		7							
	PAT_TYPE_8 PAT_TYPE_16 H_DEL1	DATA_SEL_8 DATA_SEL_16 OxC OXC PAT_TYPE_8 PAT_TYPE_16 0 H_DEL1	DATA_SEL_8 DATA_SEL_16 0x00 0x00 PAT_TYPE_8 PAT_TYPE_16 0 0 H_DEL1 UP1	DATA_SEL_8 DATA_SEL_16	DATA_SEL_8 DATA_SEL_16 DATA_SEL_15 Ox00 Ox00 PAT_TYPE_8 PAT_TYPE_7 PAT_TYPE_16 PAT_TYPE_15 DATA_SEL_15 Ox00 PAT_TYPE_1	DATA_SEL_8 DATA_SEL_16 DATA_SEL_15 Ox00 Ox00 PAT_TYPE_8 PAT_TYPE_16 PAT_TYPE_15 0 0 0 0 0 0 H_DEL1 UP1 SEL1 - SYNC_ORG1	DATA_SEL_8 DATA_SEL_16 DATA_SEL_15 DATA_S 0x00 0x00 PAT_TYPE_8 PAT_TYPE_16 PAT_TYPE_15 PAT_TYPE_15 PAT_TY PAT_TYPE_16 UP1 SEL1 - SYNC_ORGI	DATA_SEL_8 DATA_SEL_16 DATA_SEL_16 DATA_SEL_15 DATA_SEL_14 Ox00 Ox00 PAT_TYPE_8 PAT_TYPE_8 PAT_TYPE_16 PAT_TYPE_15 PAT_TYPE_14 UP1 SEL1 - SYNC_ORG1 H_DEL2 UP2 SEL2 SYNC_	DATA_SEL_8 DATA_SEL_16 DATA_SEL_15 DATA_SEL_14 OXOO OXOO OXOO PAT_TYPE_8 PAT_TYPE_7 PAT_TYPE_16 PAT_TYPE_15 PAT_TYPE_14 PAT_TYPE_14 H_DEL1 UP1 SEL1 - SYNC_ORG1	DATA_SEL_8 DATA_SEL_16 DATA_SEL_15 DATA_SEL_14 0x00 0x00 0x00 0x00 PAT_TYPE_8 PAT_TYPE_8 PAT_TYPE_16 PAT_TYPE_16 PAT_TYPE_15 PAT_TYPE_14 H_DEL1 UP1 SEL1 - SYNC_ORGI	DATA_SEL_8 DATA_SEL_16 DATA_SEL_15 DATA_SEL_14 DATA_SEL_13 Ox00 Ox00 Ox00 PAT_TYPE_8 PAT_TYPE_8 PAT_TYPE_16 PAT_TYPE_15 PAT_TYPE_14 PAT_TYPE_14 PAT_TYPE_13 H_DEL1 UP1 SEL1 - SYNC_ORGI	DATA_SEL_8 DATA_SEL_16 DATA_SEL_15 DATA_SEL_14 DATA_SEL_13 Ox00 Ox00 Ox00 PAT_TYPE_8 PAT_TYPE_7 PAT_TYPE_16 PAT_TYPE_15 PAT_TYPE_14 PAT_TYPE_13 H_DEL1 UPL SELL - SYNC_ORGI	DATA_SEL_8 DATA_SEL_15 DATA_SEL_16 DATA_SEL_15 DATA_SEL_16 DATA_SEL_15 DATA_SEL_14 DATA_SEL_13 0x00 0x00 0x00 0x00 PAT_TYPE_8 PAT_TYPE_7 PAT_TYPE_6 PAT_TYPE_5 PAT_TYPE_16 PAT_TYPE_15 PAT_TYPE_14 PAT_TYPE_13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DATA_SEL_8 DATA_SEL_16 DATA_SEL_15 DATA_SEL_14 DATA_SEL_13 DATA_SEL_18 DATA_SEL_15 DATA_SEL_15 DATA_SEL_16 DATA_SEL_16 DATA_SEL_17 DATA_SEL_18 DATA_SEL_19 DATA_S	DATA_SEL_8 DATA_SEL_16 DATA_SEL_15 DATA_SEL_16 DATA_SEL_15 DATA_SEL_14 DATA_SEL_13 DATA_SEL_12 OXOO OXOO OXOO OXOO PAT_TYPE_8 PAT_TYPE_8 PAT_TYPE_16 PAT_TYPE_16 PAT_TYPE_15 PAT_TYPE_14 PAT_TYPE_13 PAT_TYPE_12 FV_60 H_DEL1 UP1 SEL1 - SYNC_ORGI	DATA_SEL_8 DATA_SEL_16 DATA_SEL_16 DATA_SEL_15 DATA_SEL_15 DATA_SEL_16 DATA_SEL_16 DATA_SEL_16 DATA_SEL_16 DATA_SEL_17 DATA_SEL_18 DATA_SEL_18 DATA_SEL_19 DATA_S	DATA_SEL_8 DATA_SEL_16 DATA_SEL_15 DATA_SEL_16 DATA_SEL_15 DATA_SEL_16 DATA_SEL_16 DATA_SEL_16 DATA_SEL_16 DATA_SEL_17 DATA_SEL_19 DATA_S	DATA_SEL_16 DATA_SEL_16 DATA_SEL_16 DATA_SEL_16 DATA_SEL_16 DATA_SEL_16 DATA_SEL_17 DATA_SEL_19 DATA_	DATA_SEL_16 DATA_SEL_16 DATA_SEL_16 DATA_SEL_16 DATA_SEL_16 DATA_SEL_17 DATA_SEL_19 DATA_	DATA_SEL_8	DATA_SEL_8 DATA_SEL_9 DATA_SEL_16 DATA_SEL_16 DATA_SEL_16 DATA_SEL_16 DATA_SEL_16 DATA_SEL_16 DATA_SEL_17 DATA_SEL_19 DATA_SEL_19 DATA_SEL_18 DATA_SEL_19 DATA_SEL_19 DATA_SEL_18 DATA_SEL_19 DATA_SEL_19 DATA_SEL_18 DATA_SEL_19 DATA_SEL_18 DATA_SEL_19 DATA_SEL_10 DATA_SE	DATA_SEL_8	DATA_SEL_8	DATA_SEL_8	DATA_SEL_8

Addr	[31] [30]	[29] [28	[27] [26]	[25] [24]	[23]	[22]	[21]	[20]	[19]	[18] [17]	[16]	[15]	[14]	[13]	[12]	[11] [10)]	[9] [8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x200			0x40					0x4	0						0x00)	•	•								
0x204	BSF_MODE_4	BSF_MODE_	3 BSF_MODE_2	BSF_MODE_1				0x0	0						0x40)						()x40			
0x208			VIDEO_FOR	MAT_4					VIDEO_	FORMAT_3						VIDEO_FO	RMAT	_2					VID	EO_FORMA	T_1	
0x20C		BRI	GHTNESS_4				I	BRIGHTN	IESS_3						BRIGHTNI	ESS_2						BRIGI	HTNESS_1			
0x210		CO	NTRAST_4					CONTRA	AST_3						CONTRA	ST_2						CON	TRAST_1			
0x214		SAT	URATION_4				S	SATURAT	TION_3						SATURATI	ON_2						SATU	RATION_1			
0x218			HUE_4					HUE_	_3						HUE_	2						Н	UE_1			
0x21C		t	_GAIN_4					U_GAI	N_3						U_GAIN	i_2						U_0	GAIN_1			
0x220		V	_GAIN_4					V_GAI	N_3						V_GAIN	1_2						V_0	GAIN_1			
0x224		U_	OFFSET_4					U_OFFS	ET_3						U_OFFSE	T_2						U_O	FFSET_1			
0x228			OFFSET_4					V_OFFS	ET_3						V_OFFSE	T_2				V_OFFSET_I Y_FIR_MODE_2 Y_FIR_MODE_1						
0x22C	VSYNC VSYNC _INV4 _INV3	1 1	NC HSYNC HSYNC V1 _INV4 _INV3			FLD_ INV_3			- 1	PED_ PED_ ON_3 ON_2			Y_FIR_N	MODE_4		Y_F	TR_MO	DE_3		Y_FIR_MODE_2 Y_FIR_MODE_1						
0x230			Y_DELAY	r_4				•	Y_D	ELAY_3						Y_DEL.	AY_2							Y_DELAY_	l	
0x234		H	DELAY_4					H_DELA	AY_3			//	1		H_DELA	Y_2						H_D	ELAY_I			
0x238	0 0	VDLY _EN4	V_DELAY	Y_4	0	0	VDLY _EN3		V_D	ELAY_3		0	0	VDLY _EN2		V_DEL.	AY_2		0	0	VDLY _ENI			V_DELAY_	1	
0x23C		НВ	LK_END_4					HBLK_E	ND_3						HBLK_EN	ID_2						HBL	K_END_I			
0x240	0 0	VBLK_ END_ EN4	VBLK_EN	D_4	0	0	VBLK_ END_ EN3		VBL	K_END_3		0		VBLK_ END_ EN2		VBLK_I	END_2		0	0	VBLK_ END_ EN1		,	VBLK_END	_1	
0x244			0x00					0x0	0						0x00	,						(0x00			
0x248			0x00					0x0	0						0x00							C	0x00			
0x24C			0x00					0x0	0						0x00		A					(0x00			
0x250			0x00					0x0	0						0x00			/.				C	0x00			
0x254			0x99					0x9	9						0x32					0x10						
0x258																								02	ĸO	
0x25C	H_SHAR	PNESS_4	V_SHA	RPNESS_4		H_SHARI	PNESS_3		V_	SHARPNESS_	3		H_SHARI	PNESS_2		V_SF	IARPN	ESS_2		H_SH/	ARPNESS_			V_SHAR	PNESS_1	

Addr	[31]	[30]	[29]	[28]	[27]	[26]	[25]	[24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x400									7/								ADDR_1_Y															
0x404																	ADDR_1_U															
0x408																BASE_A	ADDR_1_V															
0x40C																	_SIZE_1															
0x410									7							BASE_A	ADDR_2_Y															
0x414																BASE_A	ADDR_2_U															
0x418																BASE_A	ADDR_2_V															
0x41C												7 ,				DMA	_SIZE_2															
0x420																	ADDR_3_Y															
0x424																	ADDR_3_U															
0x428																	ADDR_3_V															
0x42C																	_SIZE_3															
0x430																	ADDR_4_Y															
0x434													$\boldsymbol{\mathcal{A}}$				ADDR_4_U															
0x438																	ADDR_4_V															
0x43C																	_SIZE_4															
0x440																	ADDR_5_Y															
0x444																	ADDR_5_U															
0x448														-			ADDR_5_V															
0x44C														\rightarrow			_SIZE_5															
0x450 0x454																	ADDR_6_Y ADDR_6_U															
0x454 0x458																	ADDR_6_V															
0x45C															-		_SIZE_6															
0x45C																	ADDR_7_Y															
0x464																	ADDR_7_U															
0x468																	ADDR_7_V			_												
0x46C																	_SIZE_7															
0x470																	ADDR_8_Y															
0x474																	ADDR_8_U															
0x478																BASE_A	ADDR_8_V															
0x47C																DMA	_SIZE_8															
0x480																BASE_A	ADDR_9_Y															
0x484																	ADDR_9_U															
0x488																	ADDR_9_V															
0x48C																	_SIZE_9															
0x490																	DDR_10_Y					17										
0x494																	DDR_10_U															
0x498																	DDR_10_V															
0x49C																	_SIZE_10						7									
0x4A0																	DDR_11_Y								1							
0x4A4																	DDR_11_U									_						
0x4A8																	DDR_11_V	•					-									
0x4AC																DMA_	_SIZE_11															

Addr	[31]] [30]	[29]	[28]	[27]	[26]	[25]	[24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x4B0									7	•	'				_	BASE_A	DDR_12_Y		•							•		•				
0x4B4																BASE_A	DDR_12_U															
0x4B8																BASE_A	DDR_12_V															
0x4BC																DMA_	SIZE_13															
0x4C0																BASE_A	DDR_13_Y															
0x4C4																BASE_A	DDR_13_U															
0x4C8																BASE_A	DDR_13_V															
0x4CC																DMA_	SIZE_13															
0x4D0																BASE_A	DDR_14_Y															
0x4D4																BASE_A	DDR_14_U															
0x4D8																BASE_A	DDR_14_V															
0x4DC																DMA_	SIZE_14															
0x4E0																BASE_A	DDR_15_Y															
0x4E4																BASE_A	DDR_15_U															
0x4E8																BASE_A	DDR_15_V															
0x4EC																DMA_	SIZE_15															
0x4F0																BASE_A	DDR_16_Y															
0x4F4																BASE_A	DDR_16_U															
0x4F8																BASE_A	DDR_16_V															
0x4FC																DMA_	SIZE_16															

Addr	[31]	[30]	[29]	[28]	[27]	[26]	[25]	[24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x500														•		BASE_AI	DDR_17_Y					•				•	•		•			
0x504																BASE_AI	DDR_17_U															
0x508																BASE_AI	DDR_17_V															
0x50C																DMA_S	SIZE_17															

MACC STATE STAT																															
96.00 8.7. 9 8.1. 9 87.	Addr	[3:	[30]	[29]	[28] [27]	[26]	[25]	[24] [23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mary	0600		· ·						<u> </u>						DMA_	DMA_	DMA_	DMA_	DMA_												
1800 1800	00000														STS_17	STS_16	STS_15	STS_14	STS_13	STS_12	STS_11	STS_10	STS_9	STS_8	STS_7	STS_6	STS_5	STS_4	STS_3	STS_2	STS_1
875, 9 876, 1 87	0x604														IRQ_								IRQ_				IRQ_	IRQ_	IRQ_	IRQ_	IRQ_
Monopoor	0.004																										STS_5	STS_4	STS_3	STS_2	STS_1
875_17 876_1	0x608															_			_				_	_	I	l	VLOSS_	VLOSS_	_	_	VLOSS_
Month Strict St																								_			STS_5	STS_4	STS_3	STS_2	STS_1
Octoo Octo	0x60C														_	l l				1	1			1	I	1	EVEN_ STS_5	EVEN_ STS_4	EVEN_ STS_3	EVEN_ STS_2	EVEN_ STS_1
1861 1871																	_							_			ODD_	ODD_	ODD_	ODD_	ODD_
Decid Part	0x610																						l	1		l	STS 5	STS 4	STS 3	STS_2	STS 1
187. 187.	0.444																										DMA_	DMA_	DMA_	DMA_	DMA_
MASK	0x614														EN-17	EN-16	EN-15	EN-14	EN-13	EN-12	EN-11	EN-10	EN-9	EN-8	EN-7	EN-6	EN-5	EN-4	EN-3	EN-2	EN-1
17															IRQ_	IRQ_	IRQ_	IRQ_	IRQ_												
DRG	0x618														MASK_	MASK_	MASK_	MASK_	MASK_												
SWAP																_											5	4	3	2	1
17 16 15 14 13 12 11 10 9 8 7 6																	1									1	DIG_	DIG_	DIG_	DIG_	DIG_
Name	0x61C														_			_					l	1		SWAP_	SWAP_	SWAP_	SWAP_	SWAP_	SWAP_
0x624	0-620						11	SIZE #2							17	16	15	14	13	12	11	1			7	6	5	4	3	2	1
Name of the color of the colo	$\overline{}$																														
0x62C													-/		-																
0x630													-																		
0x634													-			1															
No.638																															
0x63C														_																	
0x644 0x648 0x64C 0x650 0x65C 0x66C 0x6CC								•						_		//															
0x644 0x648 0x650 0x651 0x652 0x658 0x650 0x660 0x664 0x665 0x666 0x666 0x667 0x670 FMT_ CHAR_								JILL WIG									/														
0x648 0x64C 0x650 0x654 0x658 0x660 0x664 0x668 0x660 0x660 0x661 0x662 0x664 0x665 0x660 0x660 0x661 0x662 0x663 0x664 0x666 0x667 FMT_ FMT_ FMT_ FMT_ FMT_ FMT_ FMT_ FMT_																						-	_oree	11							
0x64C 0x650 0x654 0x658 0x65C 0x660 0x664 0x668 0x66C FMT_ FMT_ FMT_ FMT_ FMT_ FMT_ FMT_ FMT_																															
0x650 0x654 0x658 0x65C 0x660 0x644 0x668 0x66C FMT_ FMT_ FMT_ FMT_ FMT_ FMT_ FMT_ FMT_																															
0x654 0x658 0x65C 0x660 0x664 0x668 0x66C FMT_ FMT_ FMT_ FMT_ FMT_ FMT_ FMT_ FMT_																															
0x658 0x660 0x664 0x668 0x66C FMT_ FMT_ FMT_ FMT_ FMT_ FMT_ FMT_ FMT_																															
0x65C 0x660 0x664 0x668 0x66C FMT_ FMT_ FMT_ FMT_ FMT_ FMT_ FMT_ FMT_																															
0x660 0x664 0x668 0x66C FMT_ FMT_ FMT_ FMT_ FMT_ FMT_ FMT_ FMT_																															
0x664 0x668 0x66C FMT_ FMT_ FMT_ FMT_ FMT_ FMT_ FMT_ FMT_																														FMT P	LANAR
0x668 0x66C FMT_ CHAR_ CH																															
0x66C FMT_ CHAR CHAR CHAR <t< td=""><td>_</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	_																														
FMT_																															
Ox670 CHAR_ CHAR_ 17 CHAR_	JAGGE														FMT	FMT_	FMT_	FMT_	FMT_	FMT_											
17 16 15 14 13 12 11 10 9 8 7 6	0x670															1				1 //				1	I	l	1	CHAR_		CHAR_	
VIDEO_ VI															_						T.		I	1			5	4	3	2	1
0x674															VIDEO_	VIDEO_	VIDEO_	VIDEO_	VIDEO_		_	,	VIDEO_	VIDEO_	VIDEO_	VIDEO_	VIDEO_	VIDEO_	VIDEO_	VIDEO_	VIDEO_
	0x674														EN_	EN_	EN_	EN_	EN_												
17 16 15 14 13 12 11 10 5 8 7 6															17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1

Addr	[31]	[30]	[29]	[28]	27] [26]	[25]	[24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x678																											Y_B	URST			
0x67C																															
0x680																															
0x684																															
0x688																															
0x68C																															
0x690																															
0x694																															
0x698																											C_B	URST			
0x69C																															
0x6A0																															
0x6A4																															
0x6A8																															
0x6AC																															
0x6B0																															
0x6B4				0.00				_				20								-00				Т				20			
0x6B8				0x00							0x2	20							0.	x08							Oχ	:2D			
0x6BC															ODD	ODD_	ODD_	ODD_	ODD	ODD_	ODD_	ODD_	ODD	ODD_	ODD_	ODD_	ODD	ODD_	ODD_	ODD_	ODD_
0x6C0																EN_	EN_	EN_	ODD_ EN_	EN_	EN_	EN_	ODD_ EN_	EN_	EN_	EN_	ODD_ EN_	EN_	EN_	EN_	EN_
UXOCU															17	16	15	14	13	12	11	10	9	8	7	6	5	4 4	3	2	I I
														1				EVEN_	EVEN_	EVEN_	EVEN_	EVEN_	EVEN_	EVEN_	EVEN_	EVEN_	EVEN_	EVEN_	_		EVEN_
0x6C4															EN_	EN_	EN_	EN_	EN_	EN_	EN_	EN_	EN_	EN_	EN_	EN_	EN_	EN_	EN_	EN_	EN_
															17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0x6C8																															
0x6CC																															
0x6D0																															
0x6D4																															
0x6D8																															
0x6DC																			0.	x44							02	c44			

Addr	[31] [30	[29	[28]	[27]	[26]	[25]	[24]	[23]	[22]	[21]	[20]	[19]	[18]	[17]	[16]	[15]	[14] [13]	[12]] [11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x700															AUD_DMA	A_BA0_A														
0x704															AUD_DMA	A_BA0_B														
0x708															AUD_DMA	A_BA1_A														
0x70C								/							AUD_DMA	A_BA1_B														
0x710															AUD_DM/	A0_SIZE														
0x714															AUD_DM/	A1_SIZE														
0x718																						AUD_BU	JRST_SIZE	E						
0x71C																														
0x720																														aud_ ctrl
0x724																												AUD_IRQ_	MASK	
0x728																												AUD_IRQ	_STS	\neg
0x72C																														R_MASK
0x730																		GP	PIO_DIR											
0x734																		GPI	PIO_OUT											
0x738																		GI	PIO_IN											
0x73C																														R_STS
0x740																														irq_ctrl
0x744																												rmt_irq	aud_irq	vid_irq
0x748																														
0x74C																														
0x750																									DIR_SD A	DIR_SC L	I2C_P1_ GET_SD A	GET_SC L	SET_SD .	_SET_S CL
0x754																											I2C_P2_ GET_SD A	I2C_P2_ GET_SC L		
0x758																											Test C	Only		
0x75C																														
0x760																	ate_15 Rate_1								Rate_6		Rate_4		Rate_2	
0x764																R_STS_16 R	STS_15 R_STS_	14 R_STS_1	13 R_STS_12	R_STS_11	R_STS_10	R_STS_9	R_STS_8	R_STS_7	R_STS_6	R_STS_5	R_STS_4	R_STS_3 I	R_STS_2 I	R_STS_1
0x768																														
0x76C																														
0x770																														
0x774																														
																				4/										

6. Register Description

6.1 PCI Configuration space

31	16	15	0	AD[7:0]
	Device ID	Vendo	r ID	0x00
7	Status	Comn	nand	0x04
1>	Class Code		Revision ID	0x08
Reserv	0	Timer	Reserved	0x0C
	Base Address	s 0 Register		0x10
	Reser	ved		0x14
	Reser)		0x18 0x1C 0x20 0x24 0x28
Su	bsystem ID	Subsystem V	Vendor ID	0x2C
50	Rese		v chuor 1D	0x30
	Resei			0x34
	Reser	rved		0x38
Max_L	at Min_Gnt	Interrupt pin	Interrupt Line	0x3C
	Resei	rved		0x40
	Figure 6.1 PCI Type	0 Configuration Space	Header	/ \

Figure 6.1 PCI Type 0 Configuration Space Header

6.2 PCI Configuration register

ADDRESS	NAME	BIT	TYPE	DESCRIPTION	VALUE
0x00	Device ID	[31:16]	R	Identifies the particular device of the device.	0x12081B07
UXUU	Vendor ID	[15:0]	R	Identifies manufacturer of device, assigned by the PCI SIG.	UX12U01DU7
	Detected Parity Error	[31]	R/W	Set by a device whenever it detects a parity error, even if parity error handling is disabled.	
	Signaled System	[30]	R/W	Set by a device that asserts SERR#	
	Received Master Abort	[29]	R/W	Set by a master when it terminates a transaction with Master Abort.	
	Received Target Abort	[28]	R/W	Set by a master when its transaction is terminated by Target Abort.	
	Signaled Target Abort	[27]	R/W	Set by a target when it terminates a transaction with Target Abort. This occurs when detecting an address parity error.	
	Address Decoder Time	[26:25]	R	DEVSEL# Timing 00 = Fast, 01 = medium, 10 = slow, 11 = reserved.	
	Data Parity Reported	[24]	R/W	Only implemented by masters.	
	FB2B Capable	[23]	R	1 = target device supports fasts back to back transactions to different targets.	
0.04	Reserved	[22]	R	1 = device supports "user definable features".	0x04000000
0x04	66MHz Capable	[21]	R	1 = device is capable of 66MHz operation.	
	Reserved	[20:10]	R/W	Reserved registers	
	FB2B Enable	[9]	R/W	When 1, allows a master to execute fast back to back transactions to different targets.	
	SERR# enable	[8]	R/W	When 1, allows the device to assert SETT#.	
	Wait cycle Control	[7]	R/W	Controls whether a device does address/data stepping.	
	Parity Error Response	[6]	R/W	When 1, the device responds to a detected parity error by asserting PERR#.	
	VGA Palette snoop	[5]	R/W	Controls how VGA devices handle access to VGA palette registers.	
	Memory Write and			When I, a master is allowed to use the Memory Write and Invalidate	
	Invalidate Enable	[4]	R/W	command if so capable. When 0, the master must use Memury Write instead.	
	Special Cycles	[3]	R/W	When 1, allows a device to monitor Special Cycle operations.	
	Bus Master	[2]	R/W	When 1, enables the device to act as a bus master.	
	MemorySpace	[1]	R/W	When 1, allows the device to respond to PCI memory space access	
	IO Space	[0]	R/W	When 1, allows the device to respond to PCI I/O space accesses.	
0x08	Class Code	[31:8]	R	NVP1204 is a multimedia video device.	0x04000000
	Revision ID	[7:0]	R	This register identifies the device revision.	
	BIST Header Type	[31:24] [23:16]	R R	Built In Self-Test Register Type 00h = Configuration Space Header, 01h = PCI to PCI bridges	
0x0C	Latency Timer	[15:8]	R/W	The number of PCI bus clocks for the latency timer used by th bus master. Once the latency expires, the master must initiate transaction	0x00001000
0x10	Base Address 0	[31:0]	R/W	termination as soon as GNT# is removed. Determine the location of the registers in the 32-bit addressable	assigned by
VV	Register	[]		memory space	cpu
0x2C	Subsystem ID	[31:16]	R	Vendor specific Identify the vendor of the add-on board or subsystem, assigned by	0x00000000
UAZC	Subsystem Vendor ID	[15:0]	R	PCI SIG.	JA 0000000
	Max_Lat	[31:24]	R	It is used for specifying how often the device needs to gain access the PCI bus. in units of 250ns(8clocks)	0x28
0.20	Min_Gnt	[23:16]	R	It is used for specifying how long a burst period the device needs assuming a clock rate of 33MHz. in units of 250ns (8 clocks)	0x10
0x3C	Interrupt Pin	[15:8]	R	NVP1204 interrupt pin is connected to INTA#, the only one usable by a single function device.	0x01
	Interrupt Line	[7:0]	R/W	Post software will write the routing information into this register as it	assigned by

6.3 PCI part

ADDRESS	NAME	BIT	ТҮРЕ	DESCRIPTION	VAI (NTSC	
0x400	BASE_ADDR_1_Y	[31:0]	R/W	Base address of video channel 1ch for : - packed mode : whole video data - planar mode : Y Data only	by	cpu
0x404	BASE_ADDR_1_U	[31:0]	R/W	Base address of video channel 1ch for : - packed mode : not used - planar mode : U Data only	by	cpu
0x408	BASE_ADDR_1_V	[31:0]	R/W	Base address of video channel 1ch for : - packed mode : not used - planar mode : V Data only	by ·	cpu
0x40C	DMA_SIZE_1	[31:0]	R/W	DMA size for channel 1ch - packed mode: whole video size with unit of 4bytes - planar mode: the same value as the size when packed mode, real DMA size is automatically calculated.	by	сри
0x410	BASE_ADDR_2_Y	[31:0]	R/W	Base address of video channel 2ch for : - packed mode : whole video data - planar mode : Y Data only	by	сри
0x414	BASE_ADDR_2_U	[31:0]	R/W	Base address of video channel 2ch for : - packed mode : not used - planar mode : U Data only	by ·	сри
0x418	BASE_ADDR_2_V	[31:0]	R/W	Base address of video channel 2ch for : - packed mode : not used - planar mode : V Data only	by ·	сри
0x41C	DMA_SIZE_2	[31:0]	R/W	DMA size for channel 2ch - packed mode: whole video size with unit of 4bytes - planar mode: the same value as the size when packed mode, real DMA size is automatically calculated.	by	cpu
0x420	BASE_ADDR_3_Y	[31:0]	R/W	Base address of video channel 3ch for : - packed mode : whole video data - planar mode : Y Data only	by	cpu
0x424	BASE_ADDR_3_U	[31:0]	R/W	Base address of video channel 3ch for : - packed mode : not used - planar mode : U Data only	by ·	cpu
0x428	BASE_ADDR_3_V	[31:0]	R/W	Base address of video channel 3ch for : - packed mode : not used - planar mode : V Data only	by	cpu
0x42C	DMA_SIZE_3	[31:0]	R/W	DMA size for channel 3ch - packed mode: whole video size with unit of 4bytes - planar mode: the same value as the size when packed mode, real DMA size is automatically calculated.	by ·	cpu
0x430	BASE_ADDR_4_Y	[31:0]	R/W	Base address of video channel 4ch for : - packed mode : whole video data - planar mode : Y Data only	by	cpu
0x434	BASE_ADDR_4_U	[31:0]	R/W	Base address of video channel 4ch for : - packed mode : not used - planar mode : U Data only	by	cpu
0x438	BASE_ADDR_4_V	[31:0]	R/W	Base address of video channel 4ch for : - packed mode : not used - planar mode : V Data only	by	cpu
0x43C	DMA_SIZE_4	[31:0]	R/W	DMA size for channel 4ch - packed mode: whole video size with unit of 4bytes - planar mode: the same value as the size when packed mode, real DMA size is automatically calculated.	by	cpu

ADDRESS	NAME	BIT	ТҮРЕ	DESCRIPTION		LUE C/PAL)
0x440	BASE_ADDR_5_Y	[31:0]	R/W	Base address of video channel 5ch for : - packed mode : whole video data - planar mode : Y Data only	by	cpu
0x444	BASE_ADDR_5_U	[31:0]	R/W	Base address of video channel 5ch for : - packed mode : not used - planar mode : U Data only	by	cpu
0x448	BASE_ADDR_5_V	[31:0]	R/W	Base address of video channel 5ch for : - packed mode : not used - planar mode : V Data only	by	cpu
0x44C	DMA_SIZE_5	[31:0]	R/W	DMA size for channel 5ch - packed mode: whole video size with unit of 4bytes - planar mode: the same value as the size when packed mode, real DMA size is automatically calculated.	by	cpu
0x450	BASE_ADDR_6_Y	[31:0]	R/W	Base address of video channel 6ch for : - packed mode : whole video data - planar mode : Y Data only	by	cpu
0x454	BASE_ADDR_6_U	[31:0]	R/W	Base address of video channel 6ch for : - packed mode : not used - planar mode : U Data only	by	cpu
0x458	BASE_ADDR_6_V	[31:0]	R/W	Base address of video channel 6ch for : - packed mode : not used - planar mode : V Data only	by	cpu
0x45C	DMA_SIZE_6	[31:0]	R/W	DMA size for channel 6ch - packed mode: whole video size with unit of 4bytes - planar mode: the same value as the size when packed mode, real DMA size is automatically calculated.	by	cpu
0x460	BASE_ADDR_7_Y	[31:0]	R/W	Base address of video channel 7ch for : - packed mode : whole video data - planar mode : Y Data only	by	cpu
0x464	BASE_ADDR_7_U	[31:0]	R/W	Base address of video channel 7ch for : - packed mode : not used - planar mode : U Data only	by	cpu
0x468	BASE_ADDR_7_V	[31:0]	R/W	Base address of video channel 7ch for : - packed mode : not used - planar mode : V Data only	by	cpu
0x46C	DMA_SIZE_7	[31:0]	R/W	DMA size for channel 7ch - packed mode: whole video size with unit of 4bytes - planar mode: the same value as the size when packed mode, real DMA size is automatically calculated.	by	cpu
0x470	BASE_ADDR_8_Y	[31:0]	R/W	Base address of video channel 8ch for : - packed mode : whole video data - planar mode : Y Data only	by	cpu
0x474	BASE_ADDR_8_U	[31:0]	R/W	Base address of video channel 8ch for : - packed mode : not used - planar mode : U Data only	by	cpu
0x478	BASE_ADDR_8_V	[31:0]	R/W	Base address of video channel 8ch for : - packed mode : not used - planar mode : V Data only	by	cpu
0x47C	DMA_SIZE_8	[31:0]	R/W	DMA size for channel 8ch - packed mode: whole video size with unit of 4bytes - planar mode: the same value as the size when packed mode, real DMA size is automatically calculated.	by	cpu

ADDRESS	NAME	BIT	ТҮРЕ	DESCRIPTION		LUE C/PAL)
0x480	BASE_ADDR_9_Y	[31:0]	R/W	Base address of video channel 9ch for : - packed mode : whole video data - planar mode : Y Data only	by	cpu
0x484	BASE_ADDR_9_U	[31:0]	R/W	Base address of video channel 9ch for : - packed mode : not used - planar mode : U Data only	by	cpu
0x488	BASE_ADDR_9_V	[31:0]	R/W	Base address of video channel 9ch for : - packed mode : not used - planar mode : V Data only	by	cpu
0x48C	DMA_SIZE_9	[31:0]	R/W	DMA size for channel 9ch - packed mode: whole video size with unit of 4bytes - planar mode: the same value as the size when packed mode, real DMA size is automatically calculated.	by	cpu
0x490	BASE_ADDR_10_Y	[31:0]	R/W	Base address of video channel 10ch for : - packed mode : whole video data - planar mode : Y Data only	by	cpu
0x494	BASE_ADDR_10_U	[31:0]	R/W	Base address of video channel 10ch for : - packed mode : not used - planar mode : U Data only	by	cpu
0x498	BASE_ADDR_10_V	[31:0]	R/W	Base address of video channel 10ch for : - packed mode : not used - planar mode : V Data only	by	cpu
0x49C	DMA_SIZE_10	[31:0]	R/W	DMA size for channel 10ch - packed mode: whole video size with unit of 4bytes - planar mode: the same value as the size when packed mode, real DMA size is automatically calculated.	by	cpu
0x4A0	BASE_ADDR_11_Y	[31:0]	R/W	Base address of video channel 11ch for : - packed mode : whole video data - planar mode : Y Data only	by	cpu
0x4A4	BASE_ADDR_11_U	[31:0]	R/W	Base address of video channel 11ch for : - packed mode : not used - planar mode : U Data only	by	cpu
0x4A8	BASE_ADDR_11_V	[31:0]	R/W	Base address of video channel 11ch for : - packed mode : not used - planar mode : V Data only	by	cpu
0x4AC	DMA_SIZE_11	[31:0]	R/W	DMA size for channel 11ch - packed mode: whole video size with unit of 4bytes - planar mode: the same value as the size when packed mode, real DMA size is automatically calculated.	by	cpu
0x4B0	BASE_ADDR_12_Y	[31:0]	R/W	Base address of video channel 12ch for : - packed mode : whole video data - planar mode : Y Data only	by	cpu
0x4B4	BASE_ADDR_12_U	[31:0]	R/W	Base address of video channel 12ch for : - packed mode : not used - planar mode : U Data only	by	cpu
0x4B8	BASE_ADDR_12_V	[31:0]	R/W	Base address of video channel 12ch for : - packed mode : not used - planar mode : V Data only	by	cpu
0x4BC	DMA_SIZE_12	[31:0]	R/W	DMA size for channel 12ch - packed mode: whole video size with unit of 4bytes - planar mode: the same value as the size when packed mode, real DMA size is automatically calculated.	by	cpu

ADDRESS	NAME	BIT	ТҮРЕ	DESCRIPTION		LUE C/PAL)
0x4C0	BASE_ADDR_13_Y	[31:0]	R/W	Base address of video channel 13ch for : - packed mode : whole video data - planar mode : Y Data only	by	cpu
0x4C4	BASE_ADDR_13_U	[31:0]	R/W	Base address of video channel 13ch for : - packed mode : not used - planar mode : U Data only	by	cpu
0x4C8	BASE_ADDR_13_V	[31:0]	R/W	Base address of video channel 13ch for : - packed mode : not used - planar mode : V Data only	by	cpu
0x4CC	DMA_SIZE_13	[31:0]	R/W	DMA size for channel 13ch - packed mode: whole video size with unit of 4bytes - planar mode: the same value as the size when packed mode, real DMA size is automatically calculated.	by	cpu
0x4D0	BASE_ADDR_14_Y	[31:0]	R/W	Base address of video channel 14ch for : - packed mode : whole video data - planar mode : Y Data only	by	cpu
0x4D4	BASE_ADDR_14_U	[31:0]	R/W	Base address of video channel 14ch for : - packed mode : not used - planar mode : U Data only	by	cpu
0x4D8	BASE_ADDR_14_V	[31:0]	R/W	Base address of video channel 14ch for : - packed mode : not used - planar mode : V Data only	by	cpu
0x4DC	DMA_SIZE_14	[31:0]	R/W	DMA size for channel 14ch - packed mode: whole video size with unit of 4bytes - planar mode: the same value as the size when packed mode, real DMA size is automatically calculated.	by	cpu
0x4E0	BASE_ADDR_15_Y	[31:0]	R/W	Base address of video channel 15ch for : - packed mode : whole video data - planar mode : Y Data only	by	cpu
0x4E4	BASE_ADDR_15_U	[31:0]	R/W	Base address of video channel 15ch for : - packed mode : not used - planar mode : U Data only	by	cpu
0x4E8	BASE_ADDR_15_V	[31:0]	R/W	Base address of video channel 15ch for : - packed mode : not used - planar mode : V Data only	by	cpu
0x4EC	DMA_SIZE_15	[31:0]	R/W	DMA size for channel 15ch - packed mode: whole video size with unit of 4bytes - planar mode: the same value as the size when packed mode, real DMA size is automatically calculated.	by	cpu
0x4F0	BASE_ADDR_16_Y	[31:0]	R/W	Base address of video channel 16ch for : - packed mode : whole video data - planar mode : Y Data only	by	cpu
0x4F4	BASE_ADDR_16_U	[31:0]	R/W	Base address of video channel 16ch for : - packed mode : not used - planar mode : U Data only	by	cpu
0x4F8	BASE_ADDR_16_V	[31:0]	R/W	Base address of video channel 16ch for : - packed mode : not used - planar mode : V Data only	by	cpu
0x4FC	DMA_SIZE_16	[31:0]	R/W	DMA size for channel 16ch - packed mode: whole video size with unit of 4bytes - planar mode: the same value as the size when packed mode, real DMA size is automatically calculated.	by	cpu

ADDRESS	NAME	BIT	ТҮРЕ	DESCRIPTION	VALUE (NTSC/PAL)
0x500	BASE_ADDR_17_Y	[31:0]	R/W	Base address of video channel 17ch for : - packed mode : whole video data - planar mode : Y Data only	by cpu
0x504	BASE_ADDR_17_U	[31:0]	R/W	Base address of video channel 17ch for : - packed mode : not used - planar mode : U Data only	by cpu
0x508	BASE_ADDR_17_V	[31:0]	R/W	Base address of video channel 17ch for : - packed mode : not used - planar mode : V Data only	by cpu
0x50C	DMA_SIZE_17	[31:0]	R/W	DMA size for channel 17ch - packed mode: whole video size with unit of 4bytes - planar mode: the same value as the size when packed mode, real DMA size is automatically calculated.	by cpu

ADDRESS	NAME	BIT	ТҮРЕ	DESCRIPTION	VALUE (NTSC/PAL)
0-600	DMA GTG	F1 C 02	, DO	Each channel DMA STATUS	,
0x600	DMA_STS	[16:0]	:0] RO	1: DMA BUSY 0: idle	-
0-604	TD O CTTC	F1 C 01	DO	Interrupt status for video, Write 1 to clear interrupt	
0x604	IRQ_STS	[16:0]	RO	Each bit represents each DMA channel	-
0600	VII OGG GTG	F1 C 01		Video Loss Status	
0x608	VLOSS_STS	[16:0]	RO	1: Video Loss 0:Video On	-
0(0)	EVEN EIGI D	F1 C 01	DO.	Video Even Field Status	
0x60C	EVEN_FIELD	[16:0]	RO	1: Even Field, 0: Odd Field	-
0(10	ODD FIELD	[16.0]	DO.	Video ODD Field Status	
0x610	ODD_FIELD	[16:0]	RO	1: Odd Field, 0: Even Field	-
0-614		F1 C 01	D 777	Enable Video DMA	0.0001EEEE
0x614	DMA_CTRL	[16:0]	R/W	Each bit represents each DMA channel	0x0001FFFF
0-(10	TDO MACK	F1 C 01	D 411	Enable or disable interrupt Mask	0.00045555
0x618	IRQ_MASK	[16:0]	R/W	Each bit represents each DMA channel	0x0001FFFF
				Data align in packed mode	
0x61C	YC_SWAP	[16:0]	R/W	1: YCbYCr 0: CbYCrY	0x00000000
	_	'		Each bit represents each DMA channel	
0. (20	H_size #1	[15:0]	R/W	Set by a software that determines H size of channel 1 window.	0.000000
0x620	H_size #2	[31:16]	R/W	Set by a software that determines H size of channel 2 window.	0x02D02D0
0624	H_size #3	[15:0]	R/W	Set by a software that determines H size of channel 3 window.	0x02D02D0
0x624	H_size #4	[31:16]	R/W	Set by a software that determines H size of channel 4 window.	UXUZDUZDU
0x628	H_size #5	[15:0]	R/W	Set by a software that determines H size of channel 5 window.	0x02D02D0
UXU20	H_size #6	[31:16]	R/W	Set by a software that determines H size of channel 6 window.	UXUZDUZDU
0x62C	H_size #7	[15:0]	R/W	Set by a software that determines H size of channel 7 window.	0x02D02D0
0.020	H_size #8	[31:16]	R/W	Set by a software that determines H size of channel 8 window.	OAU2DU2DU
0x630	H_size #9	[15:0]	R/W	Set by a software that determines H size of channel 9 window.	0x02D02D0
ONOCO	H_size #10	[31:16]	R/W	Set by a software that determines H size of channel 10 window.	0.1022 022 0
0x634	H_size #11	[15:0]	R/W	Set by a software that determines H size of channel 11 window.	0x02D02D0
	H_size #12	[31:16]	R/W	Set by a software that determines H size of channel 12 window.	
0x638	H_size #13	[15:0]	R/W R/W	Set by a software that determines H size of channel 13 window. Set by a software that determines H size of channel 14 window.	0x02D02D0
		[31:16]	R/W	Set by a software that determines H size of channel 14 window. Set by a software that determines H size of channel 15 window.	
0x63C	H_size #16	[31:16]	R/W	Set by a software that determines H size of channel 15 window. Set by a software that determines H size of channel 16 window.	0x02D02D0
0x640	H_size #17	[15:0]	R/W	Set by a software that determines H size of channel 17 window.	0x000002D0
UAU4U	11_512€ #17	[13.0]	IV/ VV	See by a software that determines it size of channel 17 willdow.	UAUUUUU2DU

ADDRESS	NAME	BIT	ТҮРЕ	DESCRIPTION	VALUE (NTSC/PAL)
0x660	FMT_PLANAR	[1:0]	R/W	Selection of DMA Trasaction of type 0: 4:2:2 YCbCr Packet mode. 1: 4:1:1 YCbCr Planar mode. 2: 4:2:0 YCbCr planar mode. 3: Don't use	0x00000000
0x670	FMT_CHAR_17 FMT_CHAR_16 FMT_CHAR_15 FMT_CHAR_14 FMT_CHAR_13 FMT_CHAR_12 FMT_CHAR_11 FMT_CHAR_10 FMT_CHAR_9 FMT_CHAR_8 FMT_CHAR_7 FMT_CHAR_6 FMT_CHAR_5 FMT_CHAR_4 FMT_CHAR_4 FMT_CHAR_2 FMT_CHAR_3 FMT_CHAR_3 FMT_CHAR_2 FMT_CHAR_1	[16] [15] [14] [13] [12] [11] [10] [9] [8] [7] [6] [5] [4] [3] [2] [1] [0]	R/W	Enable to transfer data of Chrominance in planar mode 0: Cb and Cr data are allowed to be trasfered. 1: Transfer Y data only. Each bit represents each DMA channel	0x00000000
0x674	VIDEO_EN_17 VIDEO_EN_16 VIDEO_EN_16 VIDEO_EN_15 VIDEO_EN_14 VIDEO_EN_13 VIDEO_EN_12 VIDEO_EN_11 VIDEO_EN_10 VIDEO_EN_9 VIDEO_EN_8 VIDEO_EN_7 VIDEO_EN_6 VIDEO_EN_6 VIDEO_EN_5 VIDEO_EN_4 VIDEO_EN_3 VIDEO_EN_2 VIDEO_EN_2 VIDEO_EN_2 VIDEO_EN_2 VIDEO_EN_1	[16] [15] [14] [13] [12] [11] [10] [9] [8] [7] [6] [5] [4] [3] [2] [1] [0]	R/W	Enable Video input signal Each bit represents each DMA channel	0x0001FFFF
0x678	Y_BURST	[7:0]	R/W	assign Y_Burst size ex) if Y_BURST[7:0] is 0x40, the Burst size of Y is 0x80	0x00000040
0x698	C_BURST	[7:0]	R/W	assign C_Burst size ex) if C_BURST[7:0] is 0x20, the Burst size of Y is 0x40	0x00000020

ADDRESS	NAME	BIT	ТҮРЕ	DESCRIPTION	VALUE
				225 0111 11011	(NTSC/PAL)
	ODD_EN_17	[16]			
	ODD_EN_16	[15]			
	ODD_EN_15	[14]			
	ODD_EN_14	[13]			
	ODD_EN_13	[12]			
	ODD_EN_12	[11]			
	ODD_EN_11	[10]		G . I II G II I . G ODD DWI	
0.600	ODD_EN_10	[9]	D /11/	Control odd field data of ODD DMA processing	0.0000000
0x6C0	ODD_EN_9	[8]	R/W	0 = enable, 1 = disable	0x00000000
	ODD_EN_8	[7]		Each bit represents each DMA channel	
	ODD_EN_7	[6]			
	ODD_EN_6	[5]			
	ODD_EN_5	[4]			
	ODD_EN_4	[3]	ı		
	ODD_EN_3	[2]			
	ODD_EN_2	[1]			
	ODD_EN_1	[0]			
	EVEN_EN_17	[16]			
	EVEN_EN_16	[15]			
	EVEN_EN_15	[14]			
	EVEN_EN_14	[13]			
	EVEN_EN_13	[12]			
	EVEN_EN_12	[11]			
	EVEN_EN_11	[10]		Conrol even field data of video DMA processing	
0x6C4	EVEN_EN_10 EVEN_EN_9	[9] [8]	R/W	0 = enable, 1 = disable	0x00000000
UXUC4	EVEN_EN_8	[7]	IV VV	Each bit represents each DMA channel	UXUUUUUUU
	EVEN_EN_7	[6]		Each off represents each DMA channel	
	EVEN_EN_6	[5]			
	EVEN_EN_5	[4]			
	EVEN_EN_4	[3]			
	EVEN_EN_3	[2]			
	EVEN_EN_2	[1]			
	EVEN_EN_1	[0]		' '/^	
					1

ADDRESS	NAME	BIT	ТҮРЕ	DESCRIPTION	VALUE (NTSC/PAL)
0x700	AUD_DMA_BA0_A	[31:0]	R/W	assigns Audio base address a to main memory space.	by cpu
0x704	AUD_DMA_BA0_B	[31:0]	R/W	assigns Audio base address a to main memory space.	by cpu
0x708	AUD_DMA_BA1_A	[31:0]	R/W	assigns Audio base address a to main memory space.	by cpu
0x70C	AUD_DMA_BA1_B	[31:0]	R/W	assigns Audio base address a to main memory space.	by cpu
0x710	AUD_DMA0_SIZE	[31:0]	R/W	Determines Audio DMA size to occur interrupt signal.	0x00003E80
0x714	AUD_DMA1_SIZE	[31:0]	R/W	Determines Audio DMA size to occur interrupt signal.	0x00003E80
0x718	AUD_BURST_SIZE	[15:0]	R/W	On DMA processing, This register determines a Audio burst size.	0x00000020
0x71C	reserved	[]		1 8,	-
0x720	Aud_DMA_CTRL	[0]	R/W	Enable Audio DMA processing. 1 = enable, 0 = disable.	0x00000001
0x724	AUD_IRQ_MASK	[3:0]	R/W	[0] : a Audio interrupt mask_a [1] : a Audio interrupt mask_b	0x00000003
0x728	AUD_IRQ_STS	[3:0]	RO	[0] : a Audio interrupt_a status [1] : a Audio interrupt_a status	-
0x72C	REMOTE_IRQ_MASK	[0]	R/W	Remote control interrupt mask	0x00000001
0x730	GPIO_DIR	[23:0]	R/W	Determines a direction of GPIO(General Purpose I/O) pin.	by cpu
0x734	GPIO_OUT	[23:0]	R/W	GPIO output	by cpu
0x738	GPIO_IN	[23:0]	RO	GPIO input	by cpu
0x73C	REMOTE_STS	[0]	RO	Remote control interrupt a status	-
0x740	GLOBAL_INT_MASK	[0]	R/W	Global interrupt mask(video + audio + remote interrupt mask)	0x00000001
0x744	GLOBAL_IRQ_STS	[2:0]	RO	[0]: video interrupt status[1]: audio interrupt status[2]: remote interrupt status	Read Only
0x750	I2C Port1	[5] [4] [3] [2] [1] [0]	R/W R/W R/W R/W R/W	Determines direction of SDA_1(12C Data1) Pin. Determines direction of SCL_1(12C_Clock1) Pin Input from SDA_1(12C Data1) Pin Input from SCL_1(12C_Clock1) Pin Output from SCL_1(12C Data1) Pin Output from SCL_1(12C Clock1) Pin	0x0
0x754	I2C Port2	[5] [4] [3] [2] [1]	R/W R/W R/W R/W R/W	Determines direction of SDA 2(I2C Data2) Pin. Determines direction of SCL_2(I2C_Clock2) Pin Input from SDA_2(I2C Data2) Pin Input from SCL_2(I2C_Clock2) Pin Output from SDA_2(I2C Data2) Pin Output from SCL_2(I2C_Clock2) Pin	0x0

ADDRESS	NAME	BIT	TYPE	DESCRIPTION	VALUE (NTSC/PAL)
	RATE_16	[15]	RW		(NISCIAL)
	RATE_15	[14]	RW		
0x760 0x764	RATE_14	[13]	RW		
	RATE_13	[12]	RW		
	RATE_12	[11]	RW		
	RATE_11	[10]	RW		
	RATE_10	[9]	RW	This register Generates Null interrupt signal in Rate Control	
0×760	RATE_9	[8]	RW	nd disable DMA Operation in the selected Channel.	0x00000000
UX/UU	RATE_8	[7]	RW		0.00000000
	RATE_7	[6]	RW		
	RATE_6	[5]	RW		
	RATE_5	[4]	RW		
	RATE_4	[3]	RW		
	RATE_3	[2]	RW		
	RATE_2	[1]	RW		
	RATE_1	[0]	RW		
	R_STS_16	[15]	RW		
	R_STS_15	[14]	RW		
	R_STS_14	[13]	RW		
	R_STS_13 R_STS_12	[12] [11]	RW RW		
	R_STS_11	[10]	RW		
	R_STS_10	[9]	RW	This register shows a status of Null interrupt in the selected Channel	
	R_STS_9	[8]	RW	on the Rate Control Mode.	
0x764	R_STS_8	[7]	RW	on the Rate Control Mode.	0x00000000
	R_STS_7	[6]	RW		
	R_STS_6	[5]	RW		
	R_STS_5	[4]	RW		
	R_STS_4	[3]	RW		
	R_STS_3	[2]	RW		
	R_STS_2	[1]	RW		
	R_STS_1	[0]	RW		

6.4 Audio Processor & Video Decoder Part

♦ Show Status of NVP1208 (Read Only)

ADDRESS	NAME	ВІТ	ТҮРЕ	DESCRIPTION	VALUE (NTSC/PAL)
0x018	DEV_ID	[31:24]	R	Show Internal Video Decoder Device ID (0x76)	Read Only
0x01C	REV_ID	[3:0]	R	Show Internal Video Decoder Revision ID (0x0)	Read Only

◆ Registers to Control Clock Delay of external device input clock

ADDDEGG	NAME	DEC	(DX/DE	DESCRIPTION	VALUE
ADDRESS	NAME	BIT	TYPE	DESCRIPTION	(NTSC/PAL)
	EX_DEC1_CLK_SEL4	[31:28]		From External 1st Decoder Out Clock Delay control for 8th channel	
	EX_DEC1_CLK_SEL3	[27:24]		From External 1st Decoder Out Clock Delay control for 7th channel]
	EX_DEC1_CLK_SEL2	[23:20]		From External 1st Decoder Out Clock Delay control for 6th channel	
	EX_DEC1_CLK_SEL1	[19:16]		From External 1st Decoder Out Clock Delay control for 5th channel	
				Video ADC Sampling Clock Selection (108M OSC /54M OSC)	
				0 : 27MHz P1 / Don't use 1 : 27MHz P2 / Don't use	
	VADC_CLK_SEL	[14:12]		2 : 27MHz P3 / Don't use 3 : 27MHz P4 / Don't use	
				4 : Don't use / 27MHz P1 5 : Don't use / 27MHz P2	
				5 : Don't use / Don't use 7 : Don't use / Don't use	
0x020			R/W	Internal Video Decoder Clock Selection (108M OSC /54M OSC)	0x00000004
UXU2U		F10.03	K/W	0: 27MHz P1 / Don't use 1: 27MHz P2 / Don't use	0X00000004
	VDEC_CLK_SEL	[10:8]		2 : 27MHz P3 / Don't use 3 : 27MHz P4 / Don't use	
			· '	4 : Don't use / 27MHz P1 5 : Don't use / 27MHz P2	
				5 : Don't use / Don't use 7 : Don't use / Don't use Audio ADC Sampling Clock Polarity Selection	
	AADC_CLK_SEL	[4]		0 : Positive 1 : Negative	
				Internal Audio Processor Clock Selection (108M OSC /54M OSC)	
	AUD_CLK_SEL			0 : Don't use / Don't use 1 : Don't use / Don't use	
		[2:0]		2 : Don't use / Don't use 3 : Don't use / Don't use	
				4 : 54MHz P1 / Don't use 5 : 54MHz P2 / Don't use	
				5 : Don't use / 54MHz P1 7 : Don't use / 54MHz P2	
	EX_DEC3_CLK_SEL4	[31:28]		From External 3rd Decoder Out Clock Delay control for 16th channel	
	EX_DEC3_CLK_SEL3	[27:24]		From External 3rd Decoder Out Clock Delay control for 15th channel	
	EX_DEC3_CLK_SEL2	[23:20]		From External 3rd Decoder Out Clock Delay control for 14th channel	
0x024	EX_DEC3_CLK_SEL1	[19:16]	R/W	From External 3rd Decoder Out Clock Delay control for 13th channel	0x0
0x024	EX_DEC2_CLK_SEL4	[15:12]	10/ 11/	From External 2nd Decoder Out Clock Delay control for 12th channel	UAU
	EX_DEC2_CLK_SEL3	[11:8]		From External 2nd Decoder Out Clock Delay control for 11th channel	
	EX_DEC2_CLK_SEL2	[7:4]		From External 2nd Decoder Out Clock Delay control for 10th channel	
	EX_DEC2_CLK_SEL1	[3:0]		From External 2nd Decoder Out Clock Delay control for 9th channel	1
	EX_DEC3_LCLK_SEL	[31:28]		From External 3rd Decoder Out Clock Delay control for Live channel	
0x028	EX_DEC2_LCLK_SEL	[27:24]	R/W	From External 2nd Decoder Out Clock Delay control for Live channel	0x0
	EX_DEC1_LCLK_SEL	[23:20]		From External 1st Decoder Out Clock Delay control for Live channel	
				From External Decoder Time Multiplexed Data Separation Mode	
0x02C	SEP_MD	[15:14]	R/W	Selection	0x0
UAU2C	SEP_MD	[13:14]	J K/ W	0: 108MHz 4ch Time Multiplexed Data Separation	
				1 : 54MHz 2ch Time Multiplexed Data Separation	

◆ Registers To Controls An Audio Interface

ADDRESS	NAME	ВІТ	ТҮРЕ	DESCRIPTION	VALUE (NTSC/PAL)
	AIGAIN_04	[23:20]			
	AIGAIN_03	[19:16]		Control the sain of smaller and in insurt ATNIA	
0x030	AIGAIN_02	[15:12]	R/W	Control the gain of analog audio input AIN1 ~ AIN4	0x00888802
0.000	AIGAIN_01	[11:8]	10/ 11		0.000000002
	AAFE PD	[7]		Audio AFE Power Down Mode	
	AATE_FD	[7]		0: Normal Operation 1: Power Down	
	PB MASTER	[31]	R/W	Set Master/Slave mode of ACLK_PB and ASYNC_PB	
	12	[31]	10/11	0: Slave mode 1 : Master mode	
				Set the relationship between audio signal inputted to ADATA_PB and	
0x040	PB_CLK	[30]	R/W	clock inputted/outputed to ACLK_PB	0x48E4FEDC
				0: inverted clock 1: non-inverted clock	
4	PB SAMRATE	[27]	271 D /W	Set the sampleing rate of data inputted to ADATA_PB	
	rd_SAMKATE	[27]	R/W	0: 8KHz 1 : 16KHz	

◆ Registers To Controls An Audio Interface

ADDRESS	NIAME	BIT	TYPE	DESCRIPTION	VALUE
	NAME	B11 11	IXPE		(NTSC/PAL)
0x060	DCA1	[23:16]	R/W	Set DC level LSB part of inputted audio signal through ADC	0x020002AA
	DCA0	[9:8]	RW	Set DC level MSB part of inputted audio signal through ADC	0X020002AA

◆ Registers To Controls An Analog Front End

ADDRESS	NAME	BIT	ТҮРЕ	DESCRIPTION	VALUE
ADDRESS	NAIVIE	DII	IIIE	DESCRIPTION	(NTSC/PAL)
	NOVID_SPD	[21:16]	R/W	Novideo Detection Speed Control	
				0x10 -> 0x3F: More Slower Speed Select the method to create the field information that will be	
	FLD_DET_SPD	[15:14]	R/W	externally output	
				0 : Middle 1 : Slow	
				2 : Fast 3 : Fastest	
				Select Condition for No video detection, High Active	
0x07C				NOVID_DET_B[0]: If the input video is not detected sync, turn on	0x00104304
				the NOVID signal	
				NOVID_DET_B[1]: If Width of detected sync is narrower than video	
	NOVID_MODE	[11:8]	R/W	standard. turn on NOVID signal	
				NOVID_DET_B[2]: If Vertical sync don't exist, turn on the NOVID	
				signal	
				NOVID_DET_B[3] : If the CLAMP is not stable, turn on the NOVID	
				signal	1

◆ Registers to Control Chrominance

ADDRESS	NAME	BIT	ТҮРЕ	DESCRIPTION	VALUE (NTSC/PAL)
	ACC_OFF	[31]	R/W	Continue to a constant gain value for chroma signal. 0: On	
0x0B4	ACC_CORE_LVL	[29:28]	R/W	Adjust a coring level for ACC error. 00:0 01:4 10:8 11:16	0x2FF0DC2A /
	ACC_GAIN_SPD	[27:24]	R/W	1 step value applied to the ACC Gain Accumulator (ACC Accumulator 1 Step value = 4 * ACC_GAIN_SPD + 2)	0x2FF0CC2A
	FSC_LOC_SENSE	[23:16]	R/W	Chroma Subcarrier frequency locking sensitivity control	

◆ Registers to Control Chrominance

ADDRESS	NAME	BIT	ТҮРЕ	DESCRIPTION	VALUE
ADDRESS	NAME	DII	IIIE	DESCRIPTION	(NTSC/PAL)
	CTI_GAIN CTI_DELAY_SEL	[31:24] [21:20]		Adjust gain level for CTI. 00: No Gain 11: More larger gain Adjust a delay between original color signal and value generated by CTI.	
0x0B8	C_KILL	[19:16]	R/W	[19]: Color kill mode 0: Color kill before Y/C seperation 1: Color kill after Y/C seperation [18:16]: Color kill control 0: Burst Amplitude 10% Under & FSC Unlock 1: Burst Amplitude 5% Under & FSC Unlock 2: Burst Amplitude 5% Under 3: Burst Amplitude 5% Under 4: Alway color on 5: Alway color on 6: Alway color off 7: Alway color off	0x0FD38257 / 0x0FD30157
	PAL_CM_OFF	[15]	R/W	PAL Compensation On/Off 0: PAL Compensation applied 1: PAL Compensation not applied.	
	IF_FIR_SEL	[14:12]	R/W	IF Filter drive mode selected 000: Bypass 001: model 010: mode2 others: mode3	
	CLPF_SEL	[9:8]	R/W	Color low pass filter applied mode applied after demodulation 00 : Bypass	
					1

◆ Registers to Digital Video Interface

ADDRESS	NAME	BIT	ТҮРЕ	DESCRIPTION	VALUE (NTSC/PAL)
0x130				Data Selection to PCI	
0x134 0x138	DATA_SEL_#	4bit	R/W	0011 : Video Input Data 0111 : Internal Pattern data etc : Test Only	0x3
	PAT_TYPE_8	[31:28]	R/W		
	PAT_TYPE_7	[27:24]	R/W		
	PAT_TYPE_6	[23:20]	R/W		
0x148	PAT_TYPE_5	[19:16]	R/W	Internal Pattern Type Selection	0x0
03140	PAT_TYPE_4	[15:12]	R/W		UAU
	PAT_TYPE_3	[11:8]	R/W	0000 : Color Bar Type 1	
	PAT_TYPE_2	[7:4]	R/W	0001 : Color Bar Type 2	
	PAT_TYPE_1	[3:0]	R/W	0010 : Color Bar Type 3 0011 : Color Bar Type 4	
	PAT_TYPE_16	[31:28]	R/W	010 : Fully White	
	PAT_TYPE_15	[27:24]	R/W	0101 : Fully Yellow	
	PAT_TYPE_14	[23:20]	R/W	0110 : Fully Cyan	
0x14C	PAT_TYPE_13	[19:16]	R/W	0111 : Fully Green	0x0
UXI4C	PAT_TYPE_12	[15:12]	R/W	1000 : Fully Red	UAU
	PAT_TYPE_11	[11:8]	R/W	1001 : Fully Blue	
	PAT_TYPE_10	[7:4]	R/W	1010 : Fully Black	
	PAT_TYPE_9	[3:0]	R/W	etc : Test Only	
	PAT_TYPE_19	[11:8]	R/W	<i>(</i>)	
0x150	PAT_TYPE_18	[7:4]	R/W		0x0
	PAT_TYPE_17	[3:0]	R/W		

◆ Registers to Digital Video Interface

ADDDEGG	NAME	DIE	(DY/DE	DESCRIPTION	VALUE
ADDRESS	NAME	BIT	TYPE	DESCRIPTION	(NTSC/PAL)
	FV_60	[12]	R/W	Video Standard Selection for Internal Video Interface	
	_	. ,		0 : PAL 1 : NTSC Live video channel selection	
				000 : Internal ch1 001 : Internal ch2	
	LIVE_CH_SEL	[10:8]	R/W	010 : Internal ch3 011 : Internal ch4	
	LIVE_CII_SEE	[10.6]	IX/ VV	100 : External Decoder #1 101 : External Decoder #2	
				110 : External Decoder #3 111 : Internal ch1	
				Internal Pattern Moving Cursor Color Selection	
				0000 : Color Bar Type 1	
				0001 : Color Bar Type 2	
				0010 : Color Bar Type 3	0x00001000
0x154				0011 : Color Bar Type 4	,
UX134				0100 : White	,
	MV_CUR_COL	[7:4]	R/W	0101 : Yellow	0x00000000
				0110 : Cyan	
				0111 : Green	
				1000 : Red	
				1001 : Blue	
				1010 : Black	
				etc: Test Only	
	MV_CUR_SPD	[3:1]	R/W	Internal Pattern Moving Cursor Speed Control	
				000 → 111 more slower Internal Pattern Moving Cursor On/Off Control	
	MV_CUR_ON	[0]	R/W	0 : Moving Cursor Off 1 : Moving Cursor On	
0x164				, and the second	
0166					
0x16C				For Horizontal direction, decide Ratio of scale	
0x174	H_DTO#	[20:0]	R/W	NTSC/PAL: H scale = (H_DTO / 2^20) x 720	0x00100000
0x17C				NISCATAL	
0x184					
	H_DEL#	[31:28]	R/W	When input is 704 pixel, decide H strat positin(0~15)	
	UP#	[27]	R/W	According to only 720 pixel input, stretch the display size to 720 size	
0x168		[2,]	10 11	0 : No Expand 1 : Expand	
0x170	SEL#	[26]	R/W	Decide to output between scale data and non-scale data which is same	
	SEL#	[26]	K/W	as bypass 0 : bypass an input data.	
0x178				Decide H blank length between standard and variable one based on	0x04100000
0x180	SYNG_ORG#	[24]	R/W	scale ratio	
0x188				0 : Changed by a scale ratio. 1 : No changed by a scale ratio	
02100				For Vertical direction, decide Ratio of scale	
	V_DTO#	[20:0]	R/W	NTSC: V scale = (V_DTO / 2^20) x 240	1
				PAL: V scale = (V_DTO / 2^20) x 288	

◆ Registers to Internal Video Decoder

ADDRESS	NAME	BIT	TYPE	DESCRIPTION	VALUE
ADDRESS	NAME	DII	TIFE	DESCRIPTION	(NTSC/PAL)
	BSF_MODE_4	[31:30]	R/W	A register to determine the video standards of the input signal	0x55004040
0x204	BSF_MODE_3	[29:28]	R/W	00 : Mode0(1.3Mhz Cut-off) 01: Mode1(1.88Mhz Cut-off)	/
021201	BSF_MODE_2	[27:26]	R/W	10 : Mode2(2.65Mhz Cut-off) 11: Mode3(2.5Mhz Cut-off)	,
	BSF_MODE_1	[25:24]	R/W	· · · · · · · · · · · · · · · · · · ·	0xAA004040
	VIDEO_FORMAT_4	[28:24]	R/W	A register to determine the video standards of the input signal	0x0
0-,209	VIDEO_FORMAT_3	[20:16]	R/W	00000 : NTSC-M,J 10001 : NTSC-4.43 11101 : PAL-B,D,G,H,I 10110 : PAL-M	/
0x208	VIDEO_FORMAT_2	[12:8]	R/W	11101 : PAL-B,D,G,H,1	,
	VIDEO_FORMAT_1	[4:0]	R/W	Others: None	0x1D1D1D1D
	BRIGHTNESS 4	[31:24]	R/W	Brightness control; DC level of the Luma signal is adjustable up to	
	BRIGHTNESS_3	[23:16]	R/W	-128 ~ +127. BRIGHTNESS consists of 2's Complements.	
0x20C	BRIGHTNESS_2	[15:8]	R/W	00000001: +1 01111111: +127	0x0
	BRIGHTNESS_1	[7:0]	R/W	10000000 : -128	
	CONTRAST 4	[31:24]	R/W	Contrast control, Gain level of the Luma signal is adjustable up to	
	CONTRAST_3	[23:16]	R/W	x2. MSB represents an integral number while the rest the decimal	
0x210	CONTRAST 2	[15:8]	R/W	fraction.	0x80808080
		-		00000000 = x0 $10000000 = x1$	
	CONTRAST_1	[7:0]	R/W	110000000 = x1.5 $111111111 = x2$	
	SATURATION_4	[31:24]	R/W	Color Gain Value (Adjustable up to x2)	
0x214	SATURATION_3	[23:16]	R/W	00000000 = x0 $10000000 = x1$	0x80808080
	SATURATION_2	[15:8]	R/W	11000000 = x1.5 $11111111 = x2$	
	SATURATION_1	[7:0]	R/W		
	HUE_4	[31:24]	R/W	Color HUE Control Value (360°/256)	
0x218	HUE_3 HUE 2	[23:16]	R/W	- 00000000 : 0° 01000000 : 90°	0x00000000
		[15:8]	R/W	- 100000000 : 180° 111111111 : 360°	
	HUE_1 U_GAIN_4	[7:0]	R/W R/W		
	U_GAIN_4 U_GAIN_3	[31:24]	R/W	U Gain Value (Adjustable up to x2)	
0x21C	U GAIN_3	[23:16]	R/W	000000000 = x1 $011111111 = x2$	0x00000000
	U_GAIN_1	[7:0]	R/W	10000000 = x0 11000000 = x0.5	
	V_GAIN_4	[31:24]	R/W	· //	
	V_GAIN_3	[23:16]	R/W	V Gain Value (Adjustable up to x2)	
0x220	V_GAIN_2	[15:8]	R/W	00000000 = x1 $01111111 = x2$	0x03030303
	V_GAIN_1	[7:0]	R/W	10000000 = x0 $11000000 = x0.5$	
	U_OFFSET_4	[31:24]	R/W		
	U_OFFSET_3	[23:16]	R/W		
0x224	U_OFFSET_2	[15:8]	R/W	U/V offset Value is adjustable up to \pm 7. U/V OFFSET consists of	00000000
	U_OFFSET_1	[7:0]	R/W	2's Complements.	0x00000000
	V_OFFSET_4	[31:24]	R/W	00000001 : +1 01111111 : +127	/
	V_OFFSET_3	[23:16]	R/W	10000000 : -128	0x04040404
0x228	V_OFFSET_2	[15:8]	R/W		
	V_OFFSET_1	[7:0]	R/W		7 /

ADDRESS	NAME	BIT	ТҮРЕ	DESCRIPTION	VALUE (NTSC/PAL)
	VSYNC_INV4	[31]	R/W		
	VSYNC_INV3	[30]	R/W	Vertical Sync Signal Control, To inverse a phase of vsync	
	VSYNC_INV2	[29]	R/W	vertical Syne Signal Condoi, 10 inverse a phase of vsyne	
	VSYNC_INV1	[28]	R/W		
	HSYNC_INV4	[27]	R/W		
A	HSYNC_INV3	[26]	R/W	Horizontal Sync Signal Control, To inverse a phase of hsync.	
	HSYNC_INV2	[25]	R/W	Tromportal Sync Signal Common, To involve a pinase of hisyate.	
	HSYNC_INV1	[24]	R/W		
	FPD_INV_4	[23]	R/W		
	FPD_INV_3	[22]	R/W	Field Signal Control, To inverse a phase of field signal.	0x00006666
0.000	FPD_INV_2	[21]	R/W	Trota digital contact, to investe a place of field digital	0.00000000
0x22C	FPD_INV_1	[20]	R/W		/
	PED_ON4	[19]	R/W		0x00007777
	PED_ON3	[18]	R/W	Pedestal On/Off	
	PED_ON2	[17]	R/W	0 : Off 1 : On	
	PED_ON1	[16]	R/W		
	Y_FIR_MODE_4	[15:12]	R/W	[3:2] : Peaking Filter control, Luma 3.5MHz frequency bandwidth amplification	
	Y_FIR_MODE_3	[11:8]	R/W	00 : bypass 01 : 2dB	
				10 : 3.5dB 11 : 6dB	
	Y_FIR_MODE_2	[7:4]	R/W	[1:0] : Y Low Pass Filter control	
	Y_FIR_MODE_1	[3:0]	R/W	00 : bypass 01 : 4.2Mhz 10 : 5.6Mhz 11 : 7.2Mhz	
	Y_DELAY_4	[28:24]	R/W		
0x230	Y_DELAY_3	[20:16]	R/W	Y/C DELAY Control, controllable between 0 ~ 32.	0x11111111
UX230	Y_DELAY_2	[12:8]	R/W	17C DELAT Control, controllable between 0 ~ 32.	UXIIIIIII
	Y_DELAY_1	[4:0]	R/W		
	H_DELAY_4	[31:24]	R/W		0x30303030
0x234	H_DELAY_3	[23:16]	R/W	Register to determine the Horizontal start position of	1
UX254	H_DELAY_2	[15:8]	R/W	output image to Hsync extracted in analog input signal.	,
	H_DELAY_1	[7:0]	R/W		0x56565656
	VDLY_EN4	[29]	R/W		
	V_DELAY_4	[28:24]	R/W		
	VDLY_EN3	[21]	R/W		0x1A1A1A1A
0x238	V_DELAY_3	[20:16]	R/W	Register to determine the Vertical start position of output image to	/
UA236	VDLY_EN2	[13]	R/W	Vsync extracted in analog input signal.(when, VDLY_EN# = 1)	
	V_DELAY_2	[12:8]	R/W	\///	0x1E1E1E1E
	VDLY_EN1	[5]	R/W	/ // X	
	V_DELAY_1	[4:0]	R/W		
	HBLK_END_4	[31:24]	R/W	Register to control Width of Horizontal Blanking, If user increments	
0x23C	HBLK_END_3	[23:16]	R/W	or decrements the value of this register, then the Active region	0x00000000
UAZSC	HBLK_END_2	[15:8]	R/W	is changed.	UXUUUUUUU
	HBLK_END_1	[7:0]	R/W		
	VBLK_END_EN4	[29]	R/W		
	VBLK_END_4	[28:24]	R/W		
	VBLK_END_EN3	[21]	R/W	Register to control Width of Vertical Blanking. If user increments or	0x07070707
0x240	VBLK_END_3	[20:16]	R/W	decrements the value of this register, then the Active region is	,
UALTU	VBLK_END_EN2	[13]	R/W	changed. (when, VBLK_END_EN# = 1)	0-0000000
	VBLK_END_2	[12:8]	R/W		0x0D0D0D0D
	VBLK_END_EN1	[5]	R/W		
	VBLK_END_1	[4:0]	R/W		

ADDRESS	NAME	ВІТ	ТҮРЕ	DESCRIPTION	VALUE
ADDRESS	NAME	DII		DESCRIPTION	(NTSC/PAL)
	H_SHARPNESS_4	[31:28]	R/W	Selects the H_Sharpness Value to calculate the brightness information. It consists of four bits in total. MSB represents an integral number while the rest the decimal fraction. 0000: 0 0100: x0.5 1000: x0 1111: x2	
1	V_SHARPNESS_4	[27:24]	R/W	Selects the V_Sharpness Value to calculate the brightness information. It consists of four bits in total. MSB represents an integral number while the rest the decimal fraction. 0000: 0 0100: x0.5 1000: x0 1111: x2	
	H_SHARPNESS_3	[23:20]	R/W	Selects the H_Sharpness Value to calculate the brightness information. It consists of four bits in total. MSB represents an integral number while the rest the decimal fraction. 0000: 0 0100: x0.5 1000: x0 1111: x2	
0x25C	V_SHARPNESS_3	[19:16]	R/W	Selects the V_Sharpness Value to calculate the brightness information. It consists of four bits in total. MSB represents an integral number while the rest the decimal fraction. 0000: 0 0100: x0.5 1000: x0 1111: x2	0x80808080
UXZSC	H_SHARPNESS_2	[15:12]	R/W	Selects the H_Sharpness Value to calculate the brightness information. It consists of four bits in total. MSB represents an integral number while the rest the decimal fraction. 0000: 0	UX8U8U8U8U
	V_SHARPNESS_2	[11:8]	R/W	Selects the V_Sharpness Value to calculate the brightness information. It consists of four bits in total. MSB represents an integral number while the rest the decimal fraction. 0000:0 0100:x0.5 1000:x0 1111:x2	
	H_SHARPNESS_1	[7:4]	R/W	Selects the H_Sharpness Value to calculate the brightness information. It consists of four bits in total. MSB represents an integral number while the rest the decimal fraction. 0000: 0	
	V_SHARPNESS_1	[3:0]	R/W	Selects the V_Sharpness Value to calculate the brightness information. It consists of four bits in total. MSB represents an integral number while the rest the decimal fraction. $0000:0 \hspace{1.5cm} 0100:x0.5 \\ 1000:x0 \hspace{1.5cm} 1111:x2$	

7. Electrical characteristics

7.1 Absolute Maximum Ratings

Parameter	Symbol	Min	Тур	Max	Unit
1.8V Digital Power Supply Voltage	V _{POWER1}	1.65	1.8	1.95	V
1.8V Analog Power Supply Voltage	V _{DDA1}	1.65	1.8	1.95	V
3.3V Digital Power Supply Voltage	V _{POWER2}	3.0	3.3	3.6	V
Voltage on Any 1.8V input pins	V _{PIN1}	1.65	1.8	1.95	V
Voltage on Any 3.3V input pins	V _{PIN2}	3.0	3.3	3.6	V
Voltage on Any 5V input pins	V _{PIN5}	4.5	5	5.5	V
Storage Temperature	Vs	-40	-	125	°C
Junction Temperature	V _J	-40	-	125	°C
Vapor phase soldering (15 Sec)	V _{VSOL}	-	-	220	င

7.2 Recommended Operating Condition

Parameter	Symbol	Min	Тур	Max	Unit
1.8V Digital Power Supply Voltage	V _{POWER1}	1.65	1.8	1.95	V
1.8V Analog Power Supply Voltage	V_{DDA1}	1.65	1.8	1.95	v
3.3V Digital Power Supply Voltage	V _{POWER2}	3.0	3.3	3.6	V
Ambient operating temperature	V _A	-10		80	$^{\circ}$

7.3 DC Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Input Low Voltage	V _{IL}	VSSI-0.3	-	0.3V _{POWER}	v
Input High Voltage	V _{IH}	0.7V _{POWER}	-	V _{POWER} +0.3	V
Input Low Current (V _{IN} = VSS)	$I_{\rm IL}$	-	-	-10	uA
Input High Current (VIN = V _{POWER})	I _{IH}	-	-	10	uA
Input Capacitance (f = $1Mhz$, $V_{IN} = 2.4V$)	C _{IN}	-	-	10	pF
Output Low Voltage $(I_{OL} = 8.0 \text{mA})$	V _{OL}	-	-	0.4	V
Output High Voltage (I _{OH} = 11.9mA)	V _{OH}	2.4	-	V _{POWER}	V
Three-State Output Leakage Current	I _{OZ}	-	-	±10	uA
Output Capacitance	C _{OUT}	-	-	10	pF

7.4 AC Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
I	Power Supply	Current			
Supply Current	I _{DD1}	-	TBD	-	mA
Supply Current	I _{DD2}	-	TBD	-	mA
	PCI Cloc	ck	,		
_CLK frequency	f _{CLK33}	-	33.0	-	MHz
CLK duty cycle	f _{DUTY}	45	-	55	%
_CLK pulse width low	t _{PWL_CLK54}	15.0	-	-	nsec
_CLK pulse width high	t _{PWH_CLK54}	15.0	-	-	nsec
'//	SYSTEM C	lock		1	1
S_CLK frequency	f _{CLK27}	-	27/54/108	-	MHz
CLK duty cycle	f _{DUTY}	45	-	55	%
CLK pulse width low	t _{PWL_CLK54}	18/9/4.5	-	-	nsec
CLK pulse width high	t _{PWH_CLK54}	18/9/4.5	-	-	nsec
	Host Interface	e Pins			
CL frequency	f _{SCL}	-	-	6	PCI_CLK
CL minimum pulse width low	t _{PWL_SCL}	6	-	-	PCI_CLK
CL minimum pulse width high	t _{PWH_SCL}	4	-	-	PCI_CLK
CL to P_SDA setup time	t _{IS_SDA}	2	, -	-	PCI_CLK
CL to P_SDA hold time	t _{IH_SDA}	2		-	PCI_CLK
CL to P_SDA delay time	tod_sda	- /	/ -)	6	PCI_CLK
CL to P_SDA hold time	t _{OH_SDA}	3	-//	<u> </u>	PCI_CLK

8. System Application

8.1 Recommended NTSC Register


ADDRESS	VALUE	ADDRESS	VALUE	ADDRESS	VALUE	ADDRESS	VALUE	ADDRESS	VALUE	ADDRESS	VALUE	ADDRESS	VALUE
0×000		0x100		0x200	40400000	0x400		0x500		0x600		0x700	
0×004		0x104	1	0x204	55F04040	0x404		0x504	00011	0x604		0x704	D. OBU
0×008	Read only	0x108	1	0x208	00000000	0x408		0x508	By CPU	0x608	Read Only	0x708	By CPU
0x00C		0x10C	1	0x20C	00000000	0x40C		0x50C		0x60C		0x70C	
0x010		0x110	1	0x210	80808080	0x410				0x610		0x710	00007D00
0x014	Null	0x114		0x214	80808080	0x414				0x614	0001FFFF	0x714	Null
0x018		0x118	Null	0x218	02020202	0x418				0x618	0001FFFF	0x718	00000020
0x01C	Read only	0x11C		0x21C	00000000	0x41C				0x61C	FFFFFFF	0x71C	Null
0x020	00000004	0x120	1	0x220	03030303	0x420				0x620	02D002D0	0x720	00000000
0x024	00000000	0x124	1	0x224	00000000	0x424				0x624	02D002D0	0x724	00000000
0x028	00000000	0x121		0x228	00000000	0x428				0x628	02D002D0	0x728	00000000
0x020	00000000	0x120		0x22C	00000000	0x42C				0x62C	02D002D0	0x72C	000000001
0x02C	00888802	0x120	33333333	0x22C	11111111	0x42C				0x630	02D002D0	0x720	00000001
0x030	00000002 001A0000	0x130	33333333	0x230 0x234	30303030	0x430				0x634	02D002D0	0x730	By CPU
	001A0000										02D002D0		ву сго
0x038	Null	0x138	00000333	0x238	3B3B3B3B	0x438				0x638		0x738	00000000
0x03C	105 1550	0x13C	00000000	0x23C	00000000	0x43C				0x63C	02D002D0	0x73C	00000000
0x040	48E4FEDC	0x140	00000000	0x240	28282828	0x440				0x640	000002D0	0x740	00000001
0x044	00000000	0x144	00000000	0x244	00000000	0x444				0x644		0x744	Read Only
0x048		0x148	99999999	0x248	00000000	0x448				0x648	Null	0x748	Null
0x04C	Null	0x14C	99999999	0x24C	00000000	0x44C				0x64C		0x74C	
0x050		0x150	00000999	0x250	00000000	0x450				0x650	00000000	0x750	0000003F
0x054		0x154	00001000	0x254	88883210	0x454				0x654	00000000	0x754	000000F
0x058	000F0000	0x158	Null	0x258	00000000	0x458				0x658	00000000	0x758	00000000
0x05C	AAAA0000	0x15C	INGII	0x25C	80808080	0x45C				0x65C	00000000	0x75C	Null
0×060	020002AA	0x160	00000000			0x460				0x660	00000000	0x760	00000000
0x064	00000200	0x164	00100000			0x464				0x664		0x764	00000000
0x068	3C550500	0x168	04100000			0x468				0x668	Null	0x768	Nicell
0x06C	00070000	0x16C	00100000			0x46C				0x66C		0x76C	Null
0x070	6C4000D0	0x170	04100000			0x470				0x670	00000000	0x770	00000000
0x074	4020009F	0x174	00100000			0x474				0x674	0001FFFF	0x774	00000000
0x078	0F385080	0x178	04100000			0x478				0x678	08000000		
0x07C	00104304	0x17C	00100000			0x47C				0x67C			
0x080	00B83000	0x180	04100000			0x480	By CPU			0x680			
0x084	B9110606	0x184	00100000			0x484		/ ^		0x684			
0x088	800005B2	0x188	04100000			0x488	' //			0x688	Null		
0x08C	37498037	0x18C	Null			0x48C				0x68C			
0x090	FFDFFFEF	0x190				0x490				0x690			
0x094	Null	0x194	1			0x494				0x694			
0x098	800A1560	0x198				0x498				0x698	00000040	-	
0x09C	88010C80	0x19C	1			0x49C				0x69C	00000010	1	
0x0A0	00000000	0x100	Read Only			0x4A0				0x6A0			
0x0A4	80110180	0x1/10				0x4A4				0x6A4			
0x0A4	Null	0x1A4 0x1A8				0x4A4 0x4A8				0x6A8	Null		
0x0AC		0x1AC	-			0x4AC					Null		
	03008002	UXTAC								0x6AC			
0x0B0	00230000					0x4B0				0x6B0	// >		
0x0B4	2FF0DC2A					0x4B4				0x6B4	00000000		
0x0B8	0FD38257					0x4B8				0x6B8	0020082D		
0x0BC	009D501F					0x4BC				0x6BC	Null		
0x0C0	30000000					0x4C0				0x6C0	0000220B		
0x0C4	0007001A					0x4C4				0x6C4	00000000		7
0x0C8	09800068					0x4C8				0x6C8	00000000	< /	
0x0CC	A243E010					0x4CC				0x6CC	00000000	Y	
0x0D0	25150000					0x4D0				0x6D0	00000000	/ /	
0x0D4	00030300					0x4D4				0x6D4	00000000		
0x0D8	00321001					0x4D8				0x6D8	Read Only		
0x0DC	003FED00					0x4DC				0x6DC	00004444	1	
0x0E0	B5510000					0x4E0						1	
0x0E4	FF220313					0x4E4							
0x0E8	00000000					0x4E8							
0x0EC	0000000D					0x4EC							
0x0F0	10200000					0x4F0							
0x0F4	. 5255555					0x4F4							
0x0F8	Null					0x4F8							
0x0FC	10000000					0x4FC							
37010	10000000					0A-11 O							


8.2 Recommended PAL Register


ADDRESS	VALUE	ADDRESS	VALUE	ADDRESS	VALUE	ADDRESS	VALUE	ADDRESS	VALUE	ADDRESS	VALUE	ADDRESS	VALUE
0x000		0x100		0x200	40400000	0x400		0x500		0x600		0x700	
0x004		0x104		0x204	AAF04040	0x404		0x504	By CPU	0x604		0x704	By CPU
0x008	Read only	0x108		0x208	1D1D1D1D	0x408		0x508	by Ci O	0x608	Read Only	0x708	by Cr 0
0x00C		0x10C		0x20C	00000000	0x40C		0x50C		0x60C		0x70C	
0x010		0x110		0x210	80808080	0x410				0x610		0x710	00007D00
0x014	Null	0x114	Null	0x214	80808080	0x414				0x614	0001FFFF	0x714	Null
0x018	Read only	0x118		0x218	00000000	0x418				0x618	0001FFFF	0x718	00000020
0x01C	/	0x11C		0x21C	00000000	0x41C				0x61C	FFFFFFF	0x71C	Null
0x020	00000004	0x120		0x220	03030303	0x420				0x620	02D002D0	0x720	00000000
0x024	00000000	0x124		0x224	04040404	0x424				0x624	02D002D0	0x724	00000000
0x028	00000000	0x128		0x228	04040404	0x428				0x628	02D002D0	0x728	00000000
0x02C	00000000	0x12C	33333333	0x22C	00007777	0x42C				0x62C	02D002D0	0x72C	00000001
0x030 0x034	00888802 001A0000	0x130 0x134	33333333	0x230 0x234	11111111 54545454	0x430 0x434				0x630 0x634	02D002D0 02D002D0	0x730 0x734	By CPU
0x034 0x038	001A0000	0x134 0x138	00000333	0x234 0x238	1E1E1E1E	0x434 0x438				0x634 0x638	02D002D0	0x734 0x738	By CFU
0x03C	Null	0x13C	00000000	0x23C	00000000	0x43C				0x63C	02D002D0	0x73C	00000000
0x040	48E4FEDC	0x140	00000000	0x240	0D0D0D0D	0x440				0x640	000002D0	0x740	00000000
0x044	00000000	0x144	00000000	0x244	00000000	0x444				0x644	00000230	0x744	Read Only
0x048		0x148	00000000	0x248	00000000	0x448				0x648	Null	0x748	
0x04C		0x14C	00000000	0x24C	00000000	0x44C				0x64C		0x74C	Null
0x050	Null	0x150	00000000	0x250	00000000	0x450				0x650	00000000	0x750	0000003F
0x054		0x154	00000000	0x254	88883210	0x454				0x654	00000000	0x754	0000000F
0x058	000F0000	0x158	Midt	0x258	00000000	0x458				0x658	00000000	0x758	00000000
0x05C	0000AAAA	0x15C	Null	0x25C	80808080	0x45C				0x65C	00000000	0x75C	Null
0x060	020002AA	0x160	00000000			0x460				0x660	00000000	0x760	00000000
0x064	00000200	0x164	00100000			0x464				0x664		0x764	00000000
0x068	3C550500	0x168	04100000			0x468				0x668	Null	0x768	Null
0x06C	00070000	0x16C	00100000			0x46C				0x66C		0x76C	INUII
0x070	6C4000D0	0x170	04100000			0x470				0x670	00000000	0x770	00000000
0x074	4020009F	0x174	00100000			0x474				0x674	0001FFFF	0x774	00000000
0x078	0F385080	0x178	04100000			0x478				0x678	00000080		
0x07C	00104304	0x17C	00100000			0x47C	By CPU			0x67C			
0x080	00D83000	0x180	04100000			0x480	7)			0x680			
0x084	B9110606	0x184	00100000			0x484	/ 4			0x684			
0x088	800005B2	0x188	04100000			0x488				0x688	Null		
0x08C	37498037	0x18C	Null			0x48C				0x68C			
0x090	FFDFFFEF	0x190				0x490				0x690			
0x094 0x098	Null	0x194				0x494				0x694	00000040		
0x096	800A15BD 88010C80	0x198 0x19C				0x498 0x49C				0x698 0x69C	00000040		
0x0A0	00000000	0x130	Read Only			0x4A0				0x6A0			
0x0A4	80110180	0x1A4				0x4A4	_			0x6A4			
0x0A8	Null	0x1/(1				0x4A8				0x6A8	Null		
0x0AC	03008000	0x1AC				0x4AC				0x6AC	110		
0x0B0	00230404					0x4B0				0x6B0			
0x0B4	2FF0CC2A					0x4B4				0x6B4			
0x0B8	0FD30157					0x4B8				0x6B8	0020082D		
0x0BC	0080501F					0x4BC				0x6BC	Null		
0x0C0	40000000					0x4C0				0x6C0	00000000		
0x0C4	000D001E					0x4C4			4	0x6C4	00000000		
0x0C8	09800068					0x4C8				0x6C8	00000000		
0x0CC	A243E000					0x4CC				0x6CC	00000000		
0x0D0	25170000					0x4D0				0x6D0	00000000		
0x0D4	00020200					0x4D4				0x6D4	00000000		
0x0D8	00321011					0x4D8				0x6D8	Read Only		
0x0DC	003FED00					0x4DC				0x6DC	00004444	Y /	
0x0E0	A8510000					0x4E0							
0x0E4	FF220313					0x4E4					4		
0x0E8	00000000					0x4E8							
0x0EC	08000000					0x4EC							
0x0F0	10200000					0x4F0							
0x0F4	Null					0x4F4							
0x0F8						0x4F8							
0x0FC	10000000					0x4FC							

8.3 Package Information

Dimensions in milimeters







9. Package Information

REV	Date	Description
Preliminary 0.0	2010.12.14.	· Generated
1		

10. Contact Information

- -. www.nextchip.com
- -. sales@nextchip.com (82-2-3460-4702), Gideon Park.

