MITSUBISHI LSIS M5L 2716 K, K-65

16 384-BIT (2048-WORD BY 8-BIT) ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

DESCRIPTION

These are ultraviolet-light erasable and electrically reprogrammable 16 384-bit (2048-word by 8-bit) EPROMs. They incorporate N-channel silicon-gate MOS technology, and are designed for microprocessor programming applications.

FEATURES

Fast programming:

100s/16 384 bits (typ)

Access time M5L2716K :

450ns (max)

M5L2716K-65: 650ns (max)

· Static circuits are used throughout

- Inputs and outputs TTL-compatible in read and program modes
- Single 5V power supply for read mode
 (25V power supply required for program)
- Low power dissipation: Operating: 525mW (max)

Standby :

132mW (max)


Single-location programming
 Transition and FOrest mules (address)


(requires one 50ms pulse/address)

 Interchangeable with Intel's 2716 in pin configuration and electrical characteristics

APPLICATION

• Computers and peripheral equipment







16 384-BIT (2048-WORD BY 8-BIT) ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

FUNCTION

Read

Set the \overline{CE} and \overline{OE} terminals to the read mode (low-level). Low-level input to \overline{CE} and \overline{OE} and address signals to the address inputs ($A_0 \sim A_{10}$) make the data contents of the designated address location available at the data inputs/outputs ($D_0 \sim D_7$). When the \overline{CE} or \overline{OE} signal is high, data inputs/outputs ($D_0 \sim D_7$) are in a floating state.

When the $\overline{\text{CE}}$ signal is high, the device is in the standby mode or power-down mode.

Programming

The chip enters the programming mode when 25V is supplied to the V_{PP} power supply input and \overline{OE} is at high-level. A location is designated by address signals $A_0 \sim A_{1C}$, and the data to be programmed must be applied at 8 bits in parallel to the data inputs $D_0 \sim D_7$. A program pulse to the \overline{CE} at this state will effect programming. Only one programming pulse is required, but its width must satisfy the condition $45\text{ms} \leq t_{W(CE)} \leq 55\text{ms}$.

Mode selection

(Unit · V)

Mode Pin	CE	ŌĒ	Vpp	Vcc	Outputs
Read	VIL	VIL	5	5	Output
Deselect	V _{IL} ~V _{IH}	VIH	5	5	Floating
Power down	ViH	V _{IL} ~V _{IH}	5	5	Floating
Program	Pulsed VIL. to VIH	VIH	25	5	Input
Program verify	VIL	VIL	5 or 25	5	Output
Program inhibit	VIL	VIH	25	5	Floating

Erase

Erase is effected by exposure to ultraviolet light with a wavelength of 2537Å at an intensity of approximately 15Ws/cm².

PRECAUTIONS FOR READ OPERATION

- 1. V_{CC} should be turned on with or before V_{PP} and turned off with or after V_{PP} .
- V_{PP} should be connected directly to V_{CC} except during programming. For supply current design, therefore, V_{PP} and V_{CC} should be added.

HANDLING PRECAUTIONS

- Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information.
 For any operation in the read mode, the transparent window should be covered with opaque tape.
- 2. High voltages are used when programming, and the conditions under which it is performed must be carefully controlled to prevent the application of excessively high voltages. Specifically, the voltage applied to V_{PP} should be kept below 26V including overshoot. Special precautions should be taken at the time of power-on.
- Before erasing, clean the surface of the transparent lid to remove completely oily impurities or paste, which may impede irradiation and affect the erasing characteristics.

ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Conditions	Limits	Unit
V ₁₁	Input voltage, Vpp	Mak A to CND	-0.3~26.5	V
V ₁₂	Input voltage, V _{CC} , address, OE, CE, data With respect to GND		-0.3-6	V
Topr	Operating free-air temperature range		0~70	್ಥಿ
Tstg	Storage temperature range		−65 ~ 125	°C

READ OPERATION

Recommended Operating Conditions ($Ta = 0 \sim 70$ °C. unless otherwise noted)

Symbol	2		Unit		
	Parameter		Nom	Max	Unit
Vcc	Supply voltage	4.75	5	5.25	٧
V _{PP}	Supply voltage	(V _{PP} =V _{CC})			٧
GND	Supply voltage		0		٧
VIL	Low-level input voltage	-0.1		0.8	٧
VIH	High-level input voltage	2.2		V _{CC} +1	V

16 384-BIT (2048-WORD BY 8-BIT) ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

Electrical Characteristics (Ta = 0 \sim 70°C, V_{CC} = 5 V \pm 5%, V_{PP} = V_{CC}, unless otherwise noted)


0		Total		Limits		
Symbol	Parameter	Test conditions	Min	Typ (Note 1)	Max	Unit
l _I L	High-level input current, address, OE, CE	V _I =5.25V			10	μА
loz	Off-state output current	$V_0 = 5.25V$, $\overline{OE} = 5 V$			10	μΑ
IPP1	Supply current from VPP	V _{PP} =5.85V			6	mA
1001	Supply current from Vcc (standby)	$\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$		10	25	mA
I _{CC2}	Supply current from V _{CC} (operating)	OE = CE = VIL		57	100	mA
VoL	Low-level output voltage	I _{OL} = 2.1mA			0.45	V
Voн	High-level output voltage	$I_{OH} = -400 \mu A$	2.4			V

Switching Characteristics ($Ta=0\sim70\,\text{C}$, $V_{CC}=5\,\text{V}\pm\,5\,\text{\%}$. $V_{PP}\!=\!V_{CC}$, unless otherwise noted)


	Parameter		Test conditions		Limits			
Symbol					Min	Typ (Note 1)	Max	Unit
•	ta(A) Address access time	M5L 2716K	$\overline{OE} = \overline{CE} = V_{II}$	t _r ≤20ns			450	ns
la(A)		M5L 2716K - 65	OE = CE = VIL				650	ns
	Chip enable access time M5L 2716K	OE = VIL	t f≦20ns V _{IL} =0.8V			450	ns	
ta(CE)	Chip enable access time	M5L 2716K - 65	J OE - VIL	V _{IH} = 2.2V			650	ns
*	Output enable access time	M5L 2716K				80	150	ns
ta(oE)	Output enable access time	M5L 2716K - 65	CE = V _{IL}				300	ns
tv(oE)	Data valid time after output	enable	OE = VIL		0		100	ns
tv(ce)	Data valid time after chip s	elect	OE = V _{IL}		0		100	ns
tv(A)	Data valid time after addres	SS .	$\overline{OE} = \overline{CE} = V_{IL}$		0			ns

Note 1: at Ta=25℃ and normal supply voltage.

Timing Diagrams (Read Operation) When Power-Down Mode Not Used



Power-Down Mode



M5L 2716 K, K-65

16 384-BIT (2048-WORD BY 8-BIT) **ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

PROGRAM MODE

Recommended Operating Conditions (Ta=25 \pm 5 $^{\circ}$ C, unless otherwise noted)

			Limits			
Symbol	Parameter	Min	Nom	Max	Unit	
V _C C	Supply voltage	4.75	5	5.25	V	
Vpp	Supply voltage	24	25	26	V	
GNG	Supply voltage		0		V	
VIL	Low-level input voltage	-0.1		0.8	V	
VIH	High-level input voltage	2.2		V _{CC} +1	V	

Electrical Characteristics (Ta = 25 \pm 5 °C, V_{CC} = 5 V \pm 5 %, V_{PP} = 25 \pm 1 V, unless otherwise noted)

		Test conditions	Limits			Unit
Symbol	Parameter	rest conditions	Min	Тур	Max	Onit
l₁∟	High-level input current, address, OE, CE	V _{IN} = 5.25V			10	μА
IPP1	Supply current from VPP	ÖE = V _{IL}			6	mΑ
I _{PP2}	Supply current from VPP	CE = V _{IH}			30	mA
loc	Supply current from V _{CC}				100	mA

Timing Requirements (Ta=25 \pm 5 °C, V_{CC}= 5 V \pm 5 %, V_{PP}=25 \pm 1 V unless otherwise noted)

Completed	Parameter Test condition	Test conditions		Limits		
Symbol		rest conditions	Min	Тур	Max	Unit
tsu(A-CE)	Address setup time before chip enable		2			μs
tsu(OE-CE)	Output enable setup time before chip enable		2			μs
tsu(DQ-CE)	Data input setup time before chip enable		2			μS
th(ce-A)	Address hold time after chip enable		2			μз
th(ce-oe)	Output enable hold time after chip enable		2			μs
th(ce-DQ)	Data input hold time after chip enable		2			μs
tw(ce)	Chip enable pulse width		45	50	55	ms
tr(CE)	Chip enable pulse rise time		5			ns
tf(CE)	Chip enable pulse fall time		5			ns

Switching Characteristics (Ta=25 \pm 5 °C, V_{CC}= 5 V \pm 5 %, V_{PP}=25 \pm 1 V, unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
Symbol	i.c.	Test conditions	Min	Typ	Max	Onit	
tv(oE)	Data valid time after output enable			0		120	ns
		M5L 2716K				150	ns
Ta(OE)	Output enable access time M5L 2716K - 65					300	ns

Timing Diagram (for Program and Verify)

