## TMS2732A 32.768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

AUGUST 1983-REVISED FEBRUARY 1988

	7,00001 1000 112110
• Organization 4096 × 8	J PACKAGE
Single 5-V Power Supply	(TOP VIEW)
All Inputs/Outputs Fully TTL Compatible	A7 [1 U24] V <sub>CC</sub> A6 [2 23] A8
Max Access/Min Cycle Times	A5 H3 22 HA9
TMS2732A-17 170 ns	A4 174 21 17 A11
TMS2732A-20 200 ns	A3 ☐ 5 20 ☐ G/∨PF
TMS2732A-25 250 ns	A2 6 19 A10
TMS2732A-45 450 ns	A1 ☐7 18 ☐ Ē
Low Standby Power Dissipation	A0 🗍8 17 🗖 Q8
158 mW (Maximum)	Q1 🗍 9 16 🗍 Q7
,	Q2 🛮 10 15 🕽 Q6
JEDEC Approved Pinout Industry	Q3 🗍 11 14 🗍 Q5
Standard	GND [ 12 13 ] Q4
21-V Power Supply Required for	
Programming	PIN NOMENCLATURE

F	IN NOMENCLATURE
A0-A11	Address Inputs
Ē	Chip Enable
G/∨ <sub>PP</sub>	Output Enable/21 V
GND	Ground
Q1-Q8	Outputs
Vcc	5-V Power Supply

### description

N-Channel Silicon-Gate Technology
PEP4 Version Available with 168 Hour

(TMS2732A-\_ JP4)

Burn-In, and Extended Guaranteed Operating Temperature Range from -10°C to 85°C

The TMS2732A is an ultraviolet light-erasable, electrically programmable read-only memory. It has 32,768 bits organized as 4,096 words of 8-bit length. The TMS2732A only requires a single 5-volt power supply with a tolerance of  $\pm 5\%$ .

The TMS2732A provides two output control lines: Output Enable  $(\overline{G}/Vpp)$  and Chip Enable  $(\overline{E})$ . This feature allows the  $\overline{G}/Vpp$  control line to eliminate bus contention in multibus microprocessor systems. The TMS2732A has a power-down mode that reduces maximum power dissipation from 657 mW to 158 mW when the device is placed on standby.

This EPROM is supplied in a 24-pin dual-in-line ceramic package and is designed for operation from 0 °C to 70 °C. The TMS2732A is also offered in the PEP4 version with an extended guaranteed operating temperature range of -10 °C to 85 °C and 168 hour burn-in (TMS2732A-\_\_JP4).

### operation

The six modes of operation for the TMS2732A are listed in the following table.

	MODE						
FUNCTION (PINS)	Read	Output Disable	Power Down (Standby)	Program	Program Verification	Inhibit Programming	
Ē (18)	V <sub>IL</sub>	X <sup>†</sup>	VIH	VIL	VIL	. VIH	
G/Vpp (20)	VIL	VIH	χ <sup>†</sup>	21 V	VIL	21 V	
V <sub>CC</sub> (24)	5 V	5 V	5 V	5 V	5 V	5 V	
Q1-Q8 (9 to 11, 13 to 17)	Q	HI-Z	HI-Z	D	۵	HI-Z	

TX = VIH or VIL

### read/output disable

The two control pins (E and G/Vpp) must have low-level TTL signals in order to provide data at the outputs Chip enable  $(\overline{E})$  should be used for device selection. Output enable  $(\overline{G}/Vpp)$  should be used to gate data to the output pins.

#### power down

The power-down mode reduces the maximum power dissipation from 657 mW to 158 mW. A TTL high-leve signal applied to E selects the power-down mode. In this mode, the outputs assume a high-impedance state independent of G/Vpp.

#### erasure

The TMS2732A is erased by exposing the chip to shortwave ultraviolet light that has a wavelength of 253.  $\stackrel{\cdot}{}$ nanometers (2537 angstroms). The recommended minimum exposure dose (UV intensity  $\, imes\,$  exposure time is fifteen watt-seconds per square centimeter. The lamp should be located about 2.5 centimeters (1 inch above the chip during erasure. After erasure, all bits are at a high level. It should be noted that normal ambien light contains the correct wavelength for erasure. Therefore, when using the TMS2732A, the window should be covered with an opaque label.

#### programming

Note that the application of a voltage in excess of 22 V to G/Vpp may damage the TMS2732A.

After erasure (all bits in logic 1 state), logic 0s are programmed into the desired locations. A logic 0 can only be erased by ultraviolet light. In the program mode,  $\overline{G}/Vpp$  is taken from a TTL low level to 21 V and data to b programmed are applied in parallel to output pins Q1-Q8. The location to be programmed is addressed. Onc data and addresses are stable, a 10-millisecond TTL low-level pulse is applied to  $\overline{E}$ . The maximum width c this pulse is 11 milliseconds. The programming pulse must be applied at each location that is to be programmed Locations may be programmed in any order.

Several TMS2732As can be programmed simultaneously by connecting them in parallel and following th programming sequence previously described.


### program inhibit

The program inhibit is useful when programming multiple TMS2732As connected in parallel with different data Program inhibit can be implemented by applying a high-level signal to  $\overline{E}$  of the device that is not to be programme program verify

After the EPROM has been programmed, the programmed bits should be verified. To verify bit states,  $\overline{\mathsf{G}}/\mathsf{VP}$ and E are set to VIL.



# logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, VCC	-0.3 V to 7 V
Supply voltage range, Vpp	-0.3 V to 22 V
Input voltage range (except program)	0.3 to 7 V
Output voltage range	-0.3 V to 7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>\*</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

	PARAMETER	l	MIN	NOM	MAX	UNIT
Vcc	Supply voltage (see Note 1)		4.75	5	5.25	<u>v</u>
	Supply voltage (see Note 2)			Vcc		
VIH	High-level input voltage		2		Vcc+1	
VIL	Low-level input voltage		-0.1		0.8	
TΔ	Operating free-air temperature		0			°C

NOTES: 1. VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or VCC is applied.

2. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp. During programming, Vpp must be maintained at 21 V ( $\pm 0.5$  V).

# electrical characteristics over full ranges of recommended operating conditions

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
OH High-level output voltage	I <sub>OH</sub> = -400 µA	2.4	<b>&gt;</b>
VOL Low-level output voltage	I <sub>OL</sub> = 2.1 mA	0.45	V
Input current (leakage)	V <sub>I</sub> = 0 V to 5.25 V	±10	μΑ
O Output current (leakage)	V <sub>O</sub> = 0.4 V to 5.25 V	±10	μА
CC1 VCC supply current (standby)	E at VIH, G/Vpp at VIL	30	mA
CC2 VCC supply current (active)	E and G/Vpp at Vil	125	mA

# capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz†

	PARAME	TER	TEST CONDITIONS	TYP‡	MAX	UNIT
Г	All except G/Vpp	V <sub>1</sub> = 0 V	6	9	ρF	
Ci	Input capacitance	G/Vpp	VI = 0 V		20	
c,	Output capacitance		V <sub>O</sub> = 0 V	8	12	pF

<sup>†</sup>These parameters are tested on sample basis only.

# switching characteristics over recommended supply voltage range and operating free-air temperature range

		TEST TMS2732A-17 TMS2732A-20		TMS27	732A-25	TMS27	32A-45	UNIT			
PARAMETER		CONDITIONS	MIN	MAX	MIN	MAX	MIN MAX		MIN	MAX	
t <sub>a(A)</sub>	Access time from address	0 100 -F	1 "	170		200		250		450	ns
ta(E)	Access time from E	C <sub>L</sub> = 100 pF,		170		200		250		450	ns
	2	1 Series 74		65		70		100		150	ns
tdis <sup>†</sup>	Output disable time from E or G, whichever occurs first	TTL load, t <sub>r</sub> ≤ 20 ns,	0	60	0	60	0	85	0	130	ns
t <sub>v(A)</sub>	Output data valid time after change of address, E, or G/Vpp, whichever occurs first	$t_f \le 20 \text{ ns},$ See Figure 1 and Note 3	0		0		0		0		ns

NOTE 3: For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output reference levels are 0.8 V and 2.0 V.

 $<sup>^{\</sup>ddagger}$ Typical values are at T<sub>A</sub> = 25 °C and nominal voltages.

<sup>&</sup>lt;sup>†</sup>Value calculated from 0.5 V delta to measured output level. This parameter is only sampled, not 100% tested.

# 32,768-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

# recommended conditions for programming, $T_A = 25$ °C (see Note 4)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.75	5	5.25	
Vpp	Supply voltage		20.5	21	21.5	٧
VIH	High-level input voltage		2		Vcc+1	٧
VIL	Low-level input voltage		-0.1		0.8	٧
tw(E)	E pulse duration		9	10	11	ms
t <sub>su(A)</sub>	Address setup time		2			μ8
t <sub>su(D)</sub>	Data setup time		2			μв
t <sub>su(VPP)</sub>	G/Vpp setup time		2			μ8
th(A)	Address hold time		0			μ8
th(D)	Data hold time	•	2			μ8
th(VPP)	G/Vpp hold time		2			μ8
<sup>t</sup> rec(PG)	G/Vpp recovery time		2			μ8
<sup>t</sup> r(PG)G	G/Vpp rise time during programming		50			ns
<sup>t</sup> EHD	Delay time, data valid after E low				1	μ\$

NOTE 4: When programming the TMS2732A, connect a 0.1 µF capacitor between G/Vpp and GND to suppress spurious voltage transients which may damage the device.

# programming characteristics, TA = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
VIH	High-level input voltage		2	Vcc+1	V
VIL	Low-level input voltage		-0.1	0.8	V
Vон	High-level output voltage (verify)	I <sub>OH</sub> = -400 μA	2.4		V
VOL	Low-level output voltage (verify)	IOL = 2.1 mA		0.45	V
l <sub>l</sub>	Input current (all inputs)	V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>		10	μА
lpp	Supply current	E = VIL, G = Vpp		50	mA
lcc	Supply current			125	mA
tdis(PR)	Output disable time		0	130	กร

6

### PARAMETER MEASUREMENT INFORMATION





FIGURE 1. TYPICAL OUTPUT LOAD CIRCUIT


AC testing input/output wave forms

A.C. testing inputs are driven at 2.4 V for logic 1 and 0.4 V for logic 0. Timing measurements are made at 2.0 V for logic 1 and 0.8 V for logic 0 for both inputs and outputs.

### read cycle timing




### standby mode



NOTE 3: For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2.0 V.



### program cycle timing



NOTE 3: For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2.0 V.