

# Computer Organization and Design

## Putting it All Together

---

Henry Fuchs

Slides adapted from Aselmo Lastra and from Montek Singh, who adapted them  
from Leonard McMillan and from Gary Bishop  
Back to McMillan & Chris Terman, MIT 6.004 1999

Thursday April 9, 2015

Lecture 15


Read 4.1 – 4.4

# Putting it All Together

2 / 29

## THIS IS IT!

- We are now ready to assemble a computer.
- The ingredients are all in place, so let's put them together...



## \* Datapath

- Consists of all of those components that store or process data
- Registers, ALU, memories

## \* Control


- Consists of those components that tell datapath components what to do and when
- Clock, control logic (finite state machines or combinational look-up tables)

# Datapath for R-type Instructions

4 / 29

## \* Registers and ALU



- All of the registers together are called register bank, or "register file"



# Register File

5 / 29

- \* 32 registers (\$0-\$31), each 32 bits wide
- \* 2 ports for reading, 1 port for writing



LOT'S OF  
CONNECTIONS!



And this is just one port!  
Remember, there's  
data1 and data2 coming  
out of the register file!

# How Is Register Constructed

6 / 29

## \* Out of Flip Flops, 32 of them

- But with an enable, tied to Write Enable




# Register File has 3 ports

7 / 29

This is one reason we have only a small number of registers


What's another reason?



# Let's review our ALU

8 / 29

\* Let's review the ALU that we built a few lectures ago.




5-bit ALUFN				
Sub	Bool	Shft	Math	OP
0	XX	0	1	A+B
1	XX	0	1	A-B
X	00	1	0	B<<A
X	10	1	0	B>>A
X	11	1	0	B>>>A
X	00	0	0	A & B
X	01	0	0	A   B
X	10	0	0	A ^ B
X	11	0	0	A   B



# A minor modification to our ALU

9 / 29

\* Here's that ALU with a minor modification to support comparisons



# Design Approach

10 / 29


## “Incremental Featurism”

- We will implement circuits for each type of instruction individually, and merge them (using MUXes, etc).

### Steps:

- 1. 3-Operand ALU instrs
- 2. ALU w/immediate instrs
- 2. Loads & Stores
- 3. Jumps & Branches
- 4. Exceptions (briefly)


### Our Bag of Components:



# Review: The MIPS ISA

11 / 29

## The MIPS instruction set as seen from a Hardware Perspective



000000	$r_s$	$r_t$	$r_d$	shamt	func
--------	-------	-------	-------	-------	------

R-type: ALU with Register operands  
 $\text{Reg}[rd] \leftarrow \text{Reg}[rs] \text{ op } \text{Reg}[rt]$

001XXX	$r_s$	$r_t$	immediate
--------	-------	-------	-----------

I-type: ALU with constant operand  
 $\text{Reg}[rt] \leftarrow \text{Reg}[rs] \text{ op } \text{SEXT}(\text{immediate})$

10X011	$r_s$	$r_t$	immediate
--------	-------	-------	-----------

I-type: Load and Store  
 $\text{Reg}[rt] \leftarrow \text{Mem}[\text{Reg}[rs] + \text{SEXT}(\text{immediate})]$   
 $\text{Mem}[\text{Reg}[rs] + \text{SEXT}(\text{immediate})] \leftarrow \text{Reg}[rt]$

10X011	$r_s$	$r_t$	immediate
--------	-------	-------	-----------

I-type: Branch Instructions  
 if ( $\text{Reg}[rs] == \text{Reg}[rt]$ )  $\text{PC} \leftarrow \text{PC} + 4 + 4 * \text{SEXT}(\text{immediate})$   
 if ( $\text{Reg}[rs] != \text{Reg}[rt]$ )  $\text{PC} \leftarrow \text{PC} + 4 + 4 * \text{SEXT}(\text{immediate})$

00001X	26-bit constant
--------	-----------------


J-type: jump  
 $\text{PC} \leftarrow (\text{PC} \& 0xf0000000) \mid 4 * (\text{immediate})$

Instruction classes distinguished by types:

- 1) 3-operand ALU
- 2) ALU w/immediate
- 3) Loads/Stores
- 4) Branches
- 5) Jumps

# Fetching Sequential Instructions

12 / 29




We will talk about  
branches and  
jumps later.

# Instruction Fetch/Decode

13 / 29



✳ Use a counter to FETCH the next instruction:



- **PROGRAM COUNTER (PC)**
  - use PC as memory address
  - add 4 to PC, load new value at end of cycle
- **fetch instruction from memory**
  - use some instruction fields directly (register numbers, 16-bit constant)
- **decode rest of the instruction**
  - use bits **<31:26>** and **<5:0>** to generate controls


# 3-Operand ALU Data Path

14 / 29




# Shift Instructions

15 / 29



# ALU with Immediate


16 / 29






# Load Instruction

17 / 29




# Store Instruction

18 / 29



# JMP Instructions

19 / 29



00001X	26-bit constant
--------	-----------------


J-type:

j:  $PC \leftarrow (PC \& 0xf0000000) | 4*(\text{immediate})$



jal:  $PC \leftarrow (PC \& 0xf0000000) | 4*(\text{immediate});$   
 $\text{Reg}[31] \leftarrow PC + 4$

20 / 29

PC&lt;31:28&gt;:J&lt;25:0&gt;:00




Why add another adder? Couldn't we reuse the one in the ALU? Nope, it needs to do a subtraction.




# Jump Indirect Instructions

21 / 29



# Comparisons

22 / 29




**Reminder:**  
To evaluate  $(A < B)$  we first compute  $A - B$  and look at the flags.

$$\text{LT} = N \oplus V$$

$$\text{LTU} = C$$

## 23 / 29







## \* Upon reset/reboot:

- Need to set PC to where boot code resides in memory

## \* Interrupts/Exceptions:

- any event that causes interruption in program flow
  - FAULTS: e.g., nonexistent opcode, divide-by-zero
  - TRAPS & system calls: e.g., read-a-character
  - I/O events: e.g., key pressed

## \* How to handle?

- interrupt current running program
- invoke exception handler
- return to program to continue execution

## \* Registers \$k0, \$k1 (\$26, \$27)


- reserved for operating system (kernel), interrupt handlers
- any others used must be saved/restored

# Exceptions

26 / 29

0x80000000  
0x80000040  
0x80000080

PC<31:28>:J<25:0>:00



Reset:


PC  $\leftarrow$  0x80000000

Bad Opcode:

Reg[27]  $\leftarrow$  PC+4; PC  $\leftarrow$  0x80000040

IRQ:

Reg[27]  $\leftarrow$  PC+4; PC  $\leftarrow$  0x80000080




# MIPS: Our Final Version

27 / 29

This is a complete 32-bit processor.  
Although designed in "one" class lecture,  
it executes the majority of the  
MIPS R2000 instruction set.

Executes one instruction per clock



- \* The control unit can be built as a large ROM

[illegible]

## \* We have designed a full “miniMIPS” processor!

- has datapath, which includes registers, ALU
- instruction and data memories
- control unit governs everything!

## \* Next set of classes: some advanced topics

- memory hierarchy: caches etc.
- pipelining the processor: benefits and challenges