Computer Organization and Design

Putting it All Together

Henry Fuchs

Slides adapted from Aselmo Lastra and from Montek Singh, who adapted them from Leonard McMillan and from Gary Bishop
Back to McMillan & Chris Terman, MIT 6.004 1999

Thursday April 9, 2015

Lecture 15 Read 4.1 – 4.4


I wonder where this goes?

Putting it All Together

THIS IS IT!

 We are now ready to assemble a computer.

 The ingredients are all in place, so let's put them together...



Datapath and Control

* Datapath

- Consists of all of those components that store or process data
- Registers, ALU, memories


* Control

- Consists of those components that tell datapath components what to do and when
- Clock, control logic (finite state machines or combinational look-up tables)

Datapath for R-type Instructions


* Registers and ALU

 All of the registers together are called register bank, or "register file"




Register File


- * 32 registers (\$0-\$31), each 32 bits wide
- * 2 ports for reading, 1 port for writing




How Is Register Constructed

- * Out of Flip Flops, 32 of them
 - But with an enable, tied to Write Enable






Register File has 3 ports




Let's review our ALU

* Let's review the ALU that we built a few lectures ago.



A minor modification to our ALU

***** Here's that ALU with a minor modification to support comparisons



Design Approach


"Incremental Featurism"

 We will implement circuits for each type of instruction individually, and merge them (using MUXes, etc).


Steps:

- ➤ 1. 3-Operand ALU instrs
- ➤ 2. ALU w/immediate instrs
- 2. Loads & Stores
- > 3. Jumps & Branches
- 4. Exceptions (briefly)

Our Bag of Components:



Review: The MIPS ISA



 $PC \leftarrow (PC \& 0xf0000000) \mid 4*(immediate)$

J-type:


jump

The MIPS instruction set as seen from a Hardware Perspective

Instruction classes distinguished by types:


- 1) 3-operand ALU
- 2) ALU w/immediate
- 3) Loads/Stores
- 4) Branches
- 5) Jumps

Fetching Sequential Instructions



We will talk about branches and jumps later.


Instruction Fetch/Decode




* Use a counter to FETCH the next instruction:

- PROGRAM COUNTER (PC)
 - > use PC as memory address
 - ➤ add 4 to PC, load new value at end of cycle
- fetch instruction from memory
 - use some instruction fields directly (register numbers, 16-bit constant)
- decode rest of the instruction
 - use bits <31:26> and <5:0> to generate controls


3-Operand ALU Data Path




Shift Instructions




ALU with Immediate




Load Instruction



Store Instruction




JMP Instructions




BEQ/BNE Instructions


Branch Target




Jump Indirect Instructions




Comparisons



More comparisons







Reset, Interrupts, and Exceptions


* Upon reset/reboot:

- Need to set PC to where boot code resides in memory
- * Interrupts/Exceptions:
 - any event that causes interruption in program flow
 - > FAULTS: e.g., nonexistent opcode, divide-by-zero
 - > TRAPS & system calls: e.g., read-a-character
 - ➤ I/O events: e.g., key pressed


* How to handle?

- interrupt current running program
- invoke exception handler
- return to program to continue execution
- * Registers \$k0, \$k1 (\$26, \$27)
 - reserved for operating system (kernel), interrupt handlers
 - any others used must be saved/restored

Exceptions



MIPS: Our Final Version



MIPS Control

* The control unit can be built as a large ROM

Instruction	RESET	I R Q	P C S E L	S E X T	W A S E L	S D S E L	ALUFN Sub Bool Shift Math			W R	W E R F	A S E L	B S E L	
X	1	X	4	0	0	0	0	00	0	0	0	0	0	0
X	0	1	6	0	3	0	0	00	0	0	0	0	0	0
add	0	0	0	0	0	1	0	00	0	1	0	1	0	0
sll														
andi														
lw														
SW														
beq														

Summary

* We have designed a full "miniMIPS" processor!

- has datapath, which includes registers, ALU
- instruction and data memories
- control unit governs everything!

* Next set of classes: some advanced topics

- memory hierarchy: caches etc.
- pipelining the processor: benefits and challenges