


A3Q3

processor run @ 2GHz, delay of logic gates is 0.08ns  
setup, hold, and clk-to-q time = 0. What's max number of gates in critical path?

$$\frac{1}{2\text{GHz}} = 0.5(10^{-9}) = 0.5\text{ns} = N(0.08\text{ns}), \quad N \approx 6 \text{ gates}$$

A3Q4 what's the critical path of the multiplier?



the delay of a F.A. =  $3\Delta$