

FINAL REVIEW

A1Q1 write VHDL description of an 8-to-1 two-bit mux

```
library ieee;
use ieee.std_logic_1164.all;

entity MUX is
    port(a,b,c,d,e,f,g,h: in std_logic_vector(1 downto 0);
         sel: in std_logic_vector(2 downto 0);
         output: out std_logic_vector(1 downto 0)
        );
end MUX;
```

architecture BEHAVIOURAL of MUX is

```
begin
    process(sel,a,b,c,d,e,f,g,h) -- combinational
    begin
        case sel is
            when "000" => output <= a;
            ....
            when others => output <= h;
        end case;
    end process;
end BEHAVIOURAL;
```

A1Q2 write VHDL of 3-input 8-output decoder

a decoder takes an input # and sets that # bit off the output to one (asserts) and all other bits to zero

```
library ieee;
use ieee.std_logic_1164.all;

entity DECODER is
  port(
    input: in std_logic_vector(2 downto 0);
    output: out std_logic_vector(7 downto 0)
  )
end DECODER;
```

```
architecture BEHAVIOURAL of DECODER is
begin
  process(input)
  begin
    case input is
      when "000" => y <= "00000001";
      when "001" => y <= "00000010";
      . . .
      when others => y <= "10000000";
    end case;
  end process;
end BEHAVIOURAL;
```

AIQ3 write VHDL for the following table

En	w ₁	w ₂	y ₀	y ₁	y ₂	y ₃
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	x	x	0	0	0	0

```
library ieee;
use ieee.std_logic_1164.all;
```

```
entity DECODER is
  port(
    w : in std_logic_vector(1 downto 0);
    en : in std_logic;
    y : out std_logic_vector(3 downto 0)
  );
end DECODER;
```

architecture BEHAVIORAL of DECODER is

begin

```
process(en, w)
begin
```

```
if en='1' then
```

```
case w is
```

```
when "00" => y <= "1000";
```

```
when "01" => y <= "0100";
```

```
...
```

```
end case;
```

```
else
```

```
  y <= "0000";
```

```
end if;
```

```
end process;
```

```
end behavioral;
```

A1Q4 what is wrong with the following code for a decoder

```
entity demux is
    port( a : in std_logic;
          sel : in std_logic_vector( 2 downto 0 );
          q   : out std_logic_vector( 7 downto 0 ) );
end demux;
architecture eece353 of demux is
begin
    process(sel,a)
    begin
        case(sel) is
            when "000" => q(0) <= a;
            when "001" => q(1) <= a;
            ...
            when others => q(7) <= a;
        end case;
    end process;
end eece353;
```

it's not driving all other bits of q with logic

to fix it put $q \leftarrow "00000000"$; at the beginning.

to expand on this, the current code would tell the circuit to maintain their old values which would imply memory so it would create registers

A1Q5 write VHDL for JK-flip-flop


J	K	Q
0	0	previous val of Q
0	1	0
1	0	1
1	1	Q'

```
entity JKFF is
  port(
    clk, j, k : in std-logic;
    q : out std-logic
  );
end JKFF;
```

```
architecture BEHAVIOURAL of JKFF is
begin
  process(clk);
    variable temp-q : std-logic;
  begin
    if rising-edge(clk) then
      if j='0' then
        if k='1' then
          temp-q := '0';
        end if;
      else
        if k='0' then
          temp-q := '1';
        else
          temp-q := not temp-q;
        end if;
      end if;
      end if;
      q <= temp-q;
    end process;
  end BEHAVIOURAL;
```

-- I forgot to use a variable to store information without reading it as out lit

A1Q6 write VHDL for following circuit



architecture BEHAVIORAL of CIRCUIT is

```
begin
signal temp-q : std-logic;
process(clk)
begin
if rising-edge(clk) then
    temp-q <= a and b;
end if;
end process;

process (a, temp-q)
begin
    z <= a xor temp-q;
end process;
end BEHAVIORAL;
```

-- I made the whole thing
synchronous when the z is
sensitive to a


A1Q7 draw circuit for the following code

```
entity mycirc is
    port ( A, B, C, CLK : in bit;
           F : out bit);
end mycirc;

architecture defn1 of mycirc is
signal W : bit;
begin
    process(CLK)
    begin
        if (CLK='1') then
            W <= A and B;
        end if;
    end process;

    F <= W and C;



end defn1;
```



AIQ8 draw circuit for following code

```
entity mycirc is
    port ( A, B, D, E : in bit;
           F : out bit);
end mycirc;

architecture defn1 of mycirc is
signal W, Y : bit;
begin
    process(E)
    begin
        if (E='1') then
            case A is
                when '0' => W<= B;
                when '1' => W<= not B;
            end case;
            F <= A and Y;
        end if;
    end process;
    process (W,D)
    begin
        Y <= D and W;
    end process;
end defn1;
```




A2Q2 draw schematic of a 4-bit universal shift register. use D-flip-flops, muxs, & gates
that has parallel load capability

A2Q3 write VHDL using single process

left + right
directionality


→ cascaded FF with each
feeding into the next



architecture BEHAVIOURAL of SHIFTREG

```
begin
  process (clk)
    variable reg : std_logic_vector(3 downto 0);
  begin
    if rising_edge(clk) then
      if load = "1" then
        reg := L;
      elsif dir = "01" then
        reg := '0' & reg(3 downto 1);
      else
        reg := reg(2 downto 0) & '0';
      end if;
      outsig <= reg(0);
    end if;
  end process;
end BEHAVIORAL;
```

A2Q3 design 8-bit BCD counter using 4 bit binary counters




A2Q4 write VHDL for it

architecture BEHAVIOURAL of Q4 is

```
begin
  process(clk)
    variable BCD0 : unsigned(3 downto 0) := "0000";
    variable BCD1 : unsigned(3 downto 0) := "0000";
  begin
    if rising-edge(clk) then
      if BCD0 = "1001" then
        BCD0 := "0000";
        if BCD1 = "1001" then BCD1 := "0000";
        else BCD1 := BCD1 + 1;
      end if;
      else
        BCD0 := BCD0 + 1;
      end if;
    end if;
    output c = std_logic_vector(BCD1 & BCD0);
  end process;
end BEHAVIOURAL;
```

A2Q5 consider the following linear-feedback shift register (LFSR), it is asynchronous write VHDL that uses one process




```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numerical.all; use ieee.numeric_std.all;

entity LFSR is
    port( clk, reset : in std_logic;
          outs : out std_logic
        );
end LFSR;

architecture BEHAVIOURAL of LFSR is
begin
    process(clk, reset)
        variable reg : std_logic_vector(5 downto 0);
    begin
        if reset = '1' then
            reg := "000000";
        else
            if rising-edge(clk) then
                reg := (reg(5) xor reg(4)) & reg(5 downto 1);
                end if;
                (reg(1) xor reg(0))
            end if;
            outs <= reg(5);
        end process;
        reg(0);
    end BEHAVIOURAL;
```

A2Q6 write VHDL for a 16-bit accumulator



if valid is '1' whatever is stored in accumulator + data is output in sum each clk cycle



```
entity ACCUMULATOR is
    port( clk, reset, valid : in std_logic;
          data : in std_logic_vector(15 downto 0);
          sum : out std_logic_vector(15 downto 0)
        );
end ACCUMULATOR;
```

architecture BEHAVIORAL of ACCUMULATOR is

```
begin
    process (clk)
        variable stored : unsigned(15 downto 0);
    begin
        if rising-edge(clk) then
            if reset = '1' then
                stored := 0;
            else
                if valid = '1' then
                    stored := unsigned(data) + stored;
                end if;
            end if;
        end if;
        sum <= std_logic_vector(stored);
    end process;
end BEHAVIORAL;
```

A2Q7 write VHDL for this:

7. Write synthesizable VHDL code to specify the following behaviour. When input STB goes low, outputs TL and TS go low at the next rising clock edge. When input STB goes high, TS goes high after 4 clock ticks, at TL goes high after 7 clock ticks. If STB goes low again before TL goes high, the count should reset (start counting again at 0). (If this was being marked, marks would be deducted for solutions which are excessively complex or long.)



architecture BEHAVIORAL of RANDOM_WAVEFORM is

```

begin
    process(CLK)
        variable counter: integer := 0;
    begin
        if rising-edge(CLK) then
            if STB = '0' then
                TS = '0';
                TL = '0';
                counter = 0;
            else
                if counter = 4 then
                    TS = '1';
                elsif counter = 7 then
                    TL = '1';
                end if;
                counter = counter + 1;
            end if;
        end if;
    end process;
end;

```

architecture BEHAVIORAL of TIMER is

```


signal count: unsigned(3 downto 0) := "0000";
begin
    process(CLK, STB)
        begin
            if STB = '0' then
                count <= "1000";
            elsif rising-edge(CLK) then
                if count > 0 then
                    count = count - 1;
                end if;
            end if;
        end process;

        process(count)
        begin
            if count > 3 and count < 8 then TS <= '0';
            else TS <= '1';
        end if;
        if count > 0 and count < 8 then TL <= '0';
        else TL <= '1';
    end process;
end;

```

A3Q1

consider the following circuit



$$t_{cp} = t_{cycle} - t_{su} - t_{lktoq}$$

setup requirement:

$$T \geq t_{lktoq} + t_{p_max} + t_{su}$$

$$t_{p_min} \geq t_{hold}$$

for our purposes,
 $t_{hold} = 0\text{ns}$

Assume the following:

Delay of each logic gate: 1 ns

Set up time of each flip-flop: 0.2 ns

Hold time of each flip-flop: 0 ns

Clk-to-Q delay of each flip-flop: 0.5 ns

a) what's the maximum frequency of the clock in this circuit?

$$\underline{\text{critical path}} = 0.5\text{ns} + 3(1\text{ns}) + 0.2\text{ns} = 3.7\text{ns}$$

\hookrightarrow max delay from any flip-flop output to any flip-flop input

$$\text{max frequency} = \frac{1}{\text{critical path}} = \frac{1}{3.7} 10^9 \text{Hz} = 270 \text{MHz}$$

b) what's the max possible hold time?

$$t_{hold} \leq t_{p_min}, t_{p_min} = 2(1\text{ns})$$

c) write VHDL for the above circuit using single process

if rising-edge (clk) then

$$y_0 := (\text{not } w \text{ and } y_0) \text{ or } (w \text{ and not } y_1);$$

$$y_1 := (\text{not } w \text{ and } y_0) \text{ or } (w \text{ and not } y_1);$$

$$z \leftarrow \text{not } y_0 \text{ and } y_1;$$

```

signal y : std_logic_vector(1 downto 0)
process(clk)
variable y_temp : std_logic_vector(1 downto 0)
begin
  if rising-edge(clk) then
    y_temp(0) := (not w and y_temp(0)) or ...
    y_temp(1) := (not w and ...
    y <= y_temp;
    z <= not y_temp(0) and y_temp(1);
  end if;
end process;
end;
  
```

A3Q2 consider the following circuit

Assume the following:


Set up time of each flip-flop: 0.3 ns

Hold time of each flip-flop: 0.2 ns

Clk-to-Q delay of each flip-flop: 0.5 ns

Delay of the AND gate: 1 ns

lets say we want to run this
at 100MHz



a) what's the max value of τ_1 ?

$$T \geq t_{\text{clk-to-q}} + t_{p-\max} + t_{su}$$

$$\frac{1}{100} 10^{-6} = 10 \text{ ns} \geq 0.5 \text{ ns} + t_{p-\max} + 0.3 \text{ ns}$$

$$t_{p-\max} = 9.2 \text{ ns}$$

HOWEVER, NOTE THE CLK REACHES FF1 1ns EARLY RELATIVE TO THE CLK AT FF2

$$\text{so } t_{p-\max} = 9.2 \text{ ns} - 1 \text{ ns} = \underline{8.2 \text{ ns}}$$

b) what's the maximum τ_2 ?

same as above but the clock reaches FF2 1ns late as opposed to early relative to FF1

$$t_{p-\max} = \underline{10.2 \text{ ns}}$$

c) min value of τ_1 ?

for τ_1 , the signal at FF1 will always be delayed 1ns from the signal at FF2, so

$$t_{p-\min} \geq \text{thold} \quad t_{p-\min} = 1 \text{ ns} + \tau_1 \geq 0.2 \text{ ns} \quad \text{so} \quad \underline{\tau_1 = 0} \quad \text{and the condition still be satisfied}$$


d) min τ_2 ? $t_{p-\min} \geq 0.2 \text{ ns} + 1 \text{ ns} = \underline{1.2 \text{ ns}}$

A3Q3

processor run @ 2GHz, delay of logic gates is 0.08ns
setup, hold, and clk-to-q time = 0. what's max number of gates in critical path?

$$\frac{1}{2\text{GHz}} = 0.5(10^{-9}) = 0.5\text{ns} = N(0.08\text{ns}), \quad N \approx 6 \text{ gates}$$

A3Q4 what's the critical path of the multiplier?





A3Q5 design a circuit to implement a divider using the algorithm


```

Q=0
R=A
while(R >= B){
    R=R-B
    Q=Q+1
}
  
```

DATAPATH





STATE MACHINE



A4 Q1

draw state machine for following asynchronous state machine



$$\gamma_1 = \bar{A} + (\bar{\gamma}_2 \cdot \gamma_1)$$

$$\gamma_2 = (B \cdot (\bar{A} \cdot \gamma_2) \cdot \gamma_1)$$

$$= \bar{B} \cdot \gamma_1 \cdot (\bar{A} + \bar{\gamma}_2)$$

$$= \bar{B} + \bar{\gamma}_1 + (\bar{A} + \bar{\gamma}_2)$$

$$\overline{\bar{A} + \bar{\gamma}_2}$$

$$A=0 \quad \gamma=0$$

$$A=1 \quad \gamma=0$$

$$A=1 \quad \gamma=1$$

$$\overline{1+1} = \bar{1} = 0$$

$$\overline{1+0} = \bar{1} = 0$$

$$\overline{0+0} = \bar{0} = 1$$

γ_1	γ_2	A	B	γ_1	γ_2
0	0	0	0	1	1
0	0	0	1	1	1
0	0	1	0	0	1
0	0	1	1	0	1
0	1	0	0	1	1
0	1	0	1	1	1
0	1	1	0	0	1
0	1	1	1	0	1
1	0	0	0	1	0
1	0	0	1	1	0
1	0	1	0	1	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	0	1	1	0
1	1	1	0	0	1
1	1	1	1	0	1
				0	0



A4Q2

consider following asynchronous state machine equations

$$\gamma_1 = AB' + \gamma_1 \gamma_2 B$$


$$\gamma_2 = AB + \gamma_1$$

Are there any static hazards (potential glitches)
if these are implemented directly?
If so, how can you eliminate them?




$$\gamma_1 = AB' + A\gamma_1 \gamma_2 + B\gamma_1 \gamma_2$$

A4Q3 design an asynchronous state machine



the circuit produces an event on Z for every third event on C


state machine



toggling C moves you through states, every 3 states has different output of Z

states


A	000	Consecutive states differ by 1-bit
B	001	
C	011	
D	111	
E	101	
F	100	




$$Y_2 = C Y_1 + C Y_2 + Y_0 Y_2$$

state	next state		output
	C=0	C=1	
A, 000	000	001	0
B, 001	011	001	0
C, 011	011	111	0
D, 111	101	111	1
E, 101	101	100	1
F, 100	000	100	1

Y_2 Y_1 Y_0




$$Y_1 = Y_0 \bar{Y}_2 \bar{C} + Y_1 \bar{C} + Y_0 Y_1 \bar{Y}_2$$



$$Y_0 = Y_0 \bar{C} + Y_1 Y_0 + \bar{Y}_2 Y_0 + \bar{Y}_2 C$$

A4Q4




design asynchronous circuit that meets the specifications: clk c, input w, output z

$z = \text{clock when } w=1, \text{ otherwise } z=0$

if w goes from $0 \rightarrow 1$, z turns on next rising edge

if w goes from $1 \rightarrow 0$, z turns on next falling edge



current state	next state				output
	s0	s0	s1	s0	w=c=00, 01, 10, 11
s0	s0	s0	s1	s0	0 0 0 0
s1	s0	s1	s1	s1	0 1 0 1

next state

	00	01	11	10
0	0	0	0	1
1	0	1	1	1

output

	00	01	11	10
0	0	0	0	0
1	0	1	1	0

$$\text{next state} = SC + SW + W\bar{C}$$

$$\text{output, } z = SC$$

A4Q5 write in VHDL

```
entity WAVE is
    port (w, c : in std_logic;
          z : out std_logic
        );

```

entity WAVE;

architecture BEHAVIORAL of WAVE is


signal y: std_logic;

begin

 $y \leftarrow (y \text{ and } c) \text{ or } (y \text{ and } w) \text{ or } (w \text{ and not } c);$ $y \leftarrow y \text{ and } c;$

end BEHAVIORAL;

A4Q6 show how to implement 8-to-1 bit mux using 4-input L.U.T.s



A4Q7 An n-input lookup table can implement ANY function of n inputs
how many different n-input functions are there?


an n-input L.U.T. has 2^n rows

the output of any n-input LUT could be 1 or \emptyset , so there are 2^{2^n}


A4Q8 consider the code is compiled and mapped to FPGA consisting of 2-input L.U.T.s
How many 2-input L.U.T.s would be required?

architecture BEHAVIOURAL of FULL_ADDER is
begin

```
SUM <= A xor B xor CARRY_IN;  
CARRY_OUT <= (A and B) or (CARRY_IN and (A or B));  
end BEHAVIOURAL;
```




A4Q9




how many FPGA logic blocks are required to implement the circuit?

one logic block looks like this:



- this can incorporate a single gate and a flip-flop into one logic block
 - the not gate and the and gate can be combined into one logic block
 - then the flip-flop can get its own as well
- 4 logic blocks total

P1Q1



FF hold-time is 0.1ns
FF setup time is 0.2ns
FF clk-to-Q is 0.4ns
inverter delay is 0.5ns
AND delay is 1ns
NOR delay is 0.8ns

a) what's the min. clk period

T_{GSUPMAXCQ}, THLM

$$T \geq t_{\text{setup}} + t_{p-\text{max}} + t_{\text{clk-to-Q}} = 0.2\text{ns} + 0.4\text{ns} + 0.5\text{ns} + 1\text{ns} + 0.8\text{ns} = \underline{2.9\text{ns}}$$


b) what is max clock period?

there is none, ∞

c) what would be the max hold time?

$$t_{\text{hold}} \leq t_{p-\text{min}} = \underline{0.5\text{ns}}$$

P1Q2



Assume the following:

- Hold time of each flip-flop is 0.5ns
- Setup time of each flip-flop is 0.2ns
- Clock-to-Q delay of each flip-flop is 0.1ns
- Delay of the NOT gate is 0.4ns
- Delay of the AND gate is 0.8ns
- As shown on the diagram, the clock connected to flip-flop B always arrives 0.5ns late

a) what's the minimum clock-period of this circuit

$$T \leq t_{\text{setup}} + t_{p-\text{max}} + t_{\text{clk-to-q}}$$

$$A \rightarrow B : 0.8\text{ns} - 0.5\text{ns}$$

$$B \rightarrow C : 0.4\text{ns} + 0.5\text{ns}$$

$$C \rightarrow A : 0\text{ns}$$

$$B \rightarrow B : 0.4\text{ns} + 0.8\text{ns}$$

$$T \leq 0.2 + 0.3 + 0.1\text{ns} = 0.6\text{ns}$$

$$T \leq 0.2 + 0.9 + 0.1\text{ns} = 1.2\text{ns}$$

$$T \leq 0.3\text{ns}$$

$$T \leq 1.2\text{ns} + 0.2\text{ns} + 0.1\text{ns} = \underline{\underline{1.5\text{ns}}}$$

b) which flip-flops have a hold time violation?

$$t_{\text{hold}} \leq t_{p-\text{min}}$$

$$0.5 \leq C \rightarrow A = 0\text{ns}$$

$$0.5 \leq A \rightarrow B = 0.3\text{ns}$$

A FF has violation


B FF has violation

c) to fix hold-time violations, what flip-flops should you get?

ones with no hold time

PIQ3

3. Consider the following circuit:



Assume the following:

- Hold time of each flip-flop is 0.25ns
- Setup time of each flip-flop is 0.2ns
- Clock-to-Q delay of each flip-flop is 0.1ns
- Delay of the NOT gate is 0.4ns
- Delay of the AND gate is 0.8ns
- As shown on the diagram, the clock connected to flip-flops B and C suffer from *jitter* causing their clock edges to arrive early or late by an amount Δ ; if an edge arrives early for B, it always arrives late for C by the same amount, and vice-versa. For any given clock edge, the value of Δ ranges from -0.2ns to +0.3ns.

a. What is the minimum clock period of this circuit? You must show your work.

$$T \geq t_{\text{setup}} + t_{p-\max} + t_{\text{clktoq}}$$

$$A \rightarrow B: 0.2 + 0.1 + 0.8 - \Delta = 1.1 - \Delta$$

$$B \rightarrow C: 0.2 + 0.1 + 0.4 + 2\Delta = 0.7 + 2\Delta$$

$$C \rightarrow A: 0.2 + 0.1 + 0 = 0.3$$

$$B \rightarrow B: 0.2 + 0.1 + 0.4 + 0.8 = 1.5$$

X

b) which flip-flops have violations?

$$t_{\text{hold}} \leq t_{p-\min}$$

$$0.25\text{ns} \leq \phi \quad A \quad X$$

$$0.25\text{ns} \leq 0.8 - 0.3 \quad B \quad \checkmark$$

$$0.25\text{ns} \leq 0.4 + 2\Delta = 0.4 - 0.6 = -0.2 \quad C \quad X$$

c) how to fix?


P1Q5

Write synthesizable VHDL code that corresponds to the behaviour below. When the input signal S goes high (at any time, **irrespective of what the clock is doing**), a timer is started. The timer outputs two 1-cycle pulses: pulse A starts with the first rising clock edge that occurs immediately after S goes high, while pulse B starts on the fourth rising edge of clock after S goes high. A block diagram and timing diagram below illustrate the desired behaviour. (Ignore any metastability issues that this problem might face. Also, assume that S will not go low again until after the timer is finished, ie after the falling edge of B.)

```
library IEEE;
use ieee.std_logic_1164.all;

entity q2 is
  port( S, clk : in std_logic;
        A, B : out std_logic );
end q2;

architecture behavioural of q2 is
```



```
begin
  signal blah : std_logic;
  process(S)
    if S='1' then
      blah='1';
    end if;
  end process;
  process(clk)
    variable counter : std_logic_vector := "00";
    if rising-edge(clk) then
      if blah='1' and counter = "00" then
        A='1';
      elsif blah='1' and counter = "10" then
        B='1';
        counter := "00";
      else
        A='0';
        B='0';
      end if;
      counter := counter + 1;
    end if;
  end process;
```

this was his solution which seems like bad form because both clk & s are in the same sensitivity list

```
process(clk, S)
begin
  if S='0' then
    count <= "1000";
  else
    if rising-edge(clk) then
      count <= '01' & count(3 don't care);
      A <= count(3);
      B <= count(0);
    end if;
  end if;
end process;
```

P1Q6

Given an 8-bit unsigned integer n , design a circuit that calculates a 4-bit unsigned integer F , the square root of n . i.e. $F = \sqrt{n}$. The algorithm is given below.

```




b := "1000"           -- b indicates which bit to examine
F := "0000"           -- builds up solution in F
while b != 0
    F := F XOR b      -- sets bit in F
    if (F*F > n) then
        F := F XOR b  -- clears bit from F
    end if
    b := b / 2         -- shifts b right by 1 position
end while
  
```

The inputs and outputs of your circuit are as shown below.




The user must supply an 8-bit value on the input bus n , and assert **start** (in the same clock cycle). The circuit will take several clock cycles to calculate the answer. When the circuit has computed the square root, it will supply this value on the output bus F , assert **done** and wait until the **start** signal is returned to 0. This is the same timing behaviour as the datapath circuits we talked about in class.

You must design your circuit using a datapath controlled by a state machine. Give your answer in terms of **one or more schematics (for the datapath)** and/or **one or more state diagrams (for the controlling state machine)**. Marks will be deducted for solutions that are overly large or complex.



MQI write VHDL with some behaviour as circuit



```
library ieee;
use ieee.std_logic_1164.all;

entity CIRCUIT is
portmap(A,B,D,E : in std_logic;
        Y : out std_logic
      )
end CIRCUIT;

architecture BEHAVIOURAL of CIRCUIT is

begin
process(clk)
begin
  if rising-edge(clk) then
    if B='1' then
      E:=A;
    else
      E:=G;
    end if;
    G:=E and T;
    if T='1' then
      Y:=G;
    else
      Y:='X';
    end if;
    T:=D;
  end if;
end process;
end;
```

if $B='1'$ then
 $F := T \text{ and } A;$
else
 $F := T \text{ and } G;$
end if;
 $G \leftarrow F;$

if $D='1'$ then
 $Y \leftarrow F;$
else
 $Y \leftarrow 'X';$
end if;
 $T \leftarrow D;$

M1Q2

```
entity CIRCUIT2 is
    port ( A,B,C : in std_logic;
           Y      : out std_logic );
end CIRCUIT2;
architecture BEHAVIOURAL of CIRCUIT2 is
    signal D,E,Q : std_logic;
    signal V      : std_logic;
begin
    process(A)
    begin
        if rising_edge(A) then
            V <= C and E;
            if C = '1' then
                D <= V;
                Q <= B xor D;
            else
                Q <= V;
            end if;
            Y <= Q;
        end if;
    end process;
    E <= V;
```

Draw schematic for this VHDL

