

ELEC 402 – Project 3
Inverter Simulation & Layout

Charles Clayton
#21518139

Area	Delay	Area \times Delay
1.1891	30.79115	36.61375647

October 30, 2016

1 Inverter Layout

Note that I chose to do a folded layout style. This was to reduce the diffusion area, thus reduce the diffusion capacitance and parasitic delay.




Figure 1: Inverter Layout with Dimensions

$$Area = W \times L = 0.94 \times 1.265 = 1.1891 \quad (1)$$

2 Transient Simulation Waveforms




Figure 2: Rise and fall times of the layout inverter

$$Delay = \frac{t_{pHL} + t_{pLH}}{2} = \frac{32.3131 + 29.2692}{2} = 30.79115ps \quad (2)$$

$$Difference = |t_{pHL} - t_{pLH}| = |32.3131 - 29.2692| = 3.0439ps \quad (3)$$

3 Cadence Testbench Schematic




Figure 3: Testbench for Inverter




Figure 4: Schematic and Parasitics of Inverter