life.augmented


STM32F301x6 STM32F301x8

ARM® Cortex®-M4 32-bit MCU+FPU, up to 64 KB Flash, 16 KB SRAM, ADC, DAC, COMP, Op-Amp, 2.0 – 3.6 V

Datasheet - production data

Features

- Core: ARM[®] 32-bit Cortex[®]-M4 CPU with FPU (72 MHz max.), single-cycle multiplication and HW division, DSP instruction
- Memories
 - 32 to 64 Kbyte of Flash memory
 - 16 Kbyte of SRAM on data bus
- · CRC calculation unit
- · Reset and power management
 - V_{DD}, V_{DDA} voltage range: 2.0 to 3.6 V
 - Power-on/Power down reset (POR/PDR)
 - Programmable voltage detector (PVD)
 - Low-power: Sleep, Stop, and Standby
 - V_{BAT} supply for RTC and backup registers
- Clock management
 - 4 to 32 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - Internal 8 MHz RC with x 16 PLL option
 - Internal 40 kHz oscillator
- Up to 51 fast I/O ports, all mappable on external interrupt vectors, several 5 V-tolerant
- Interconnect matrix
- 7-channel DMA controller supporting timers, ADCs, SPIs, I²Cs, USARTs and DAC
- 1 × ADC 0.20 µs (up to 15 channels) with selectable resolution of 12/10/8/6 bits, 0 to 3.6 V conversion range, single ended/differential mode, separate analog supply from 2.0 to 3.6 V
- Temperature sensor
- 1 x 12-bit DAC channel with analog supply from 2.4 to 3.6 V
- Three fast rail-to-rail analog comparators with analog supply from 2.0 to 3.6 V
- 1 x operational amplifier that can be used in PGA mode, all terminal accessible with analog supply from 2.4 to 3.6 V



- Up to 18 capacitive sensing channels supporting touchkey, linear and rotary sensors
- Up to 9 timers
 - One 32-bit timer with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
 - One 16-bit 6-channel advanced-control timer, with up to 6 PWM channels, deadtime generation and emergency stop
 - Three 16-bit timers with IC/OC/OCN or PWM, deadtime gen. and emergency stop
 - One 16-bit basic timer to drive the DAC
 - 2 watchdog timers (independent, window)
 - SysTick timer: 24-bit downcounter
- Calendar RTC with alarm, periodic wakeup from Stop/Standby
- · Communication interfaces
 - Three I2Cs with 20 mA current sink to support Fast mode plus
 - Up to 3 USARTs, 1 with ISO 7816 I/F, autobaudrate detect and Dual clock domain
 - Up to two SPIs with multiplexed full duplex I2S
 - Infrared transmitter
- · Serial wire debug (SWD), JTAG
- 96-bit unique ID

Table 1. Device summary

Reference	Part number
STM32F301x6	STM32F301R6, STM32F301C6, STM32F301K6
STM32F301x8	STM32F301R8, STM32F301C8, STM32F301K8

Contents

1	Intro	duction		9
2	Desc	ription .		10
3	Fund	tional o	verview	13
	3.1	ARM® (Cortex $^{ ext{ iny B}}$ -M4 core with FPU, embedded Flash and SRAM \dots	13
	3.2	Memori	es	13
		3.2.1	Embedded Flash memory	13
		3.2.2	Embedded SRAM	13
	3.3	Boot mo	odes	13
	3.4	Cyclic re	edundancy check calculation unit (CRC)	14
	3.5		management	
		3.5.1	Power supply schemes	
		3.5.2	Power supply supervisor	14
		3.5.3	Voltage regulator	15
		3.5.4	Low-power modes	15
	3.6	Intercor	nnect matrix	15
	3.7	Clocks	and startup	17
	3.8	Genera	I-purpose inputs/outputs (GPIOs)	19
	3.9	Direct m	nemory access (DMA)	19
	3.10	Interrup	ts and events	19
		3.10.1	Nested vectored interrupt controller (NVIC)	19
	3.11	Fast an	alog-to-digital converter (ADC)	20
		3.11.1	Temperature sensor	20
		3.11.2	Internal voltage reference (V _{REFINT})	20
		3.11.3	V _{BAT} battery voltage monitoring	21
	3.12	Digital-t	o-analog converter (DAC)	21
	3.13	Operation	onal amplifier (OPAMP)	21
	3.14	Ultra-fa:	st comparators (COMP)	22
	3.15	Timers	and watchdogs	22
		3.15.1	Advanced timer (TIM1)	
		3.15.2	General-purpose timers (TIM2, TIM15, TIM16, TIM17)	23
		3.15.3	Basic timer (TIM6)	24



		3.15.4	Independent watchdog (IWDG)	. 24
		3.15.5	Window watchdog (WWDG)	. 24
		3.15.6	SysTick timer	. 24
	3.16	Real-tim	ne clock (RTC) and backup registers	24
	3.17	Inter-int	egrated circuit interfaces (I ² C)	26
	3.18	Univers	al synchronous/asynchronous receiver transmitter (USART)	27
	3.19		eripheral interfaces (SPI)/Inter-integrated sound es (I2S)	. 27
	3.20	Touch s	ensing controller (TSC)	28
	3.21	Infrared	transmitter	30
	3.22	Develop	oment support	31
		3.22.1	Serial wire JTAG debug port (SWJ-DP)	
4	D'			00
4	Pinou	its and	pin description	32
5	Memo	ory map	ping	49
6	Flecti	rical cha	aracteristics	52
•	6.1		ter conditions	
	0.1	6.1.1	Minimum and maximum values	
		6.1.2	Typical values	
		6.1.3	Typical curves	
		6.1.4	Loading capacitor	
		6.1.5	Pin input voltage	
		6.1.6	Power supply scheme	
		6.1.7	Current consumption measurement	
	6.2		e maximum ratings	
	6.3		ng conditions	
	0.0	6.3.1	General operating conditions	
		6.3.2	Operating conditions at power-up / power-down	
		6.3.3	Embedded reset and power control block characteristics	
		6.3.4	Embedded reference voltage	
		6.3.5	Supply current characteristics	
		6.3.6	Wakeup time from low-power mode	. , _
		6.3.6 6.3.7	External clock source characteristics	
			·	. 73



		6.3.9	PLL characteristics80
		6.3.10	Memory characteristics
		6.3.11	EMC characteristics
		6.3.12	Electrical sensitivity characteristics
		6.3.13	I/O current injection characteristics
		6.3.14	I/O port characteristics
		6.3.15	NRST pin characteristics
		6.3.16	Timer characteristics
		6.3.17	Communications interfaces
		6.3.18	ADC characteristics
		6.3.19	DAC electrical specifications
		6.3.20	Comparator characteristics
		6.3.21	Operational amplifier characteristics
		6.3.22	Temperature sensor characteristics
		6.3.23	V _{BAT} monitoring characteristics
7	Pack	age info	ormation
	7.1	WLCSI	P49 package information
	7.2	LQFP6	4 package information
	7.3	LQFP4	8 package information
	7.4	UFQFF	PN32 package information
	7.5	Therma	al characteristics
		7.5.1	Reference document
		7.5.2	Selecting the product temperature range
8	Part	number	ing 131
9	Revi	sion his	tory132

List of tables

Table 1.	Device summary	. 1
Table 2.	STM32F301x6/8 device features and peripheral counts	
Table 3.	External analog supply values for analog peripherals	
Table 4.	STM32F301x6/8 peripheral interconnect matrix	
Table 5.	Timer feature comparison	
Table 6.	Comparison of I2C analog and digital filters	
Table 7.	STM32F301x6/8 I ² C implementation	
Table 8.	USART features	
Table 9.	STM32F301x6/8 SPI/I2S implementation.	
Table 9.	Capacitive sensing GPIOs available on STM32F301x6/8 devices	
Table 10.	No. of capacitive sensing channels available on	29
Table 11.	STM32F301x6/8 devices	วด
Table 12		
Table 12.	Legend/abbreviations used in the pinout table	
Table 13.	STM32F301x6/8 pin definitions	
Table 14.	Alternate functions for Port A	
Table 15.	Alternate functions for Port B	
Table 16.	Alternate functions for Port C	
Table 17.	Alternate functions for Port D	
Table 18.	Alternate functions for Port F	
Table 19.	STM32F301x6 STM32F301x8 peripheral register boundary addresses	
Table 20.	Voltage characteristics	
Table 21.	Current characteristics	
Table 22.	Thermal characteristics	
Table 23.	General operating conditions	
Table 24.	Operating conditions at power-up / power-down	
Table 25.	Embedded reset and power control block characteristics	
Table 26.	Programmable voltage detector characteristics	
Table 27.	Embedded internal reference voltage	
Table 28.	Internal reference voltage calibration values	
Table 29.	Typical and maximum current consumption from VDD supply at VDD = 3.6V	
Table 30.	Typical and maximum current consumption from the V _{DDA} supply	
Table 31.	Typical and maximum V _{DD} consumption in Stop and Standby modes	
Table 32.	Typical and maximum V _{DDA} consumption in Stop and Standby modes	
Table 33.	Typical and maximum current consumption from V _{BAT} supply	
Table 34.	Typical current consumption in Run mode, code with data processing running from Flash	
Table 35.	Typical current consumption in Sleep mode, code running from Flash or RAM	
Table 36.	Switching output I/O current consumption	
Table 37.	Peripheral current consumption	71
Table 38.	Low-power mode wakeup timings	
Table 39.	High-speed external user clock characteristics	73
Table 40.	Low-speed external user clock characteristics	74
Table 41.	HSE oscillator characteristics	75
Table 42.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	77
Table 43.	HSI oscillator characteristics	
Table 44.	LSI oscillator characteristics	30
Table 45.	PLL characteristics	
Table 46.	Flash memory characteristics	
Table 47.	Flash memory endurance and data retention	



Table 48.	EMS characteristics	82
Table 49.	EMI characteristics	83
Table 50.	ESD absolute maximum ratings	83
Table 51.	Electrical sensitivities	
Table 52.	I/O current injection susceptibility	84
Table 53.	I/O static characteristics	85
Table 54.	Output voltage characteristics	88
Table 55.	I/O AC characteristics	89
Table 56.	NRST pin characteristics	90
Table 57.	TIMx characteristics	91
Table 58.	IWDG min/max timeout period at 40 kHz (LSI)	
Table 59.	WWDG min-max timeout value @72 MHz (PCLK)	92
Table 60.	I2C analog filter characteristics	93
Table 61.	SPI characteristics	94
Table 62.	I2S characteristics	
Table 63.	ADC characteristics	99
Table 64.	Maximum ADC RAIN	
Table 65.	ADC accuracy - limited test conditions	102
Table 66.	ADC accuracy	104
Table 67.	ADC accuracy	105
Table 68.	DAC characteristics	107
Table 69.	Comparator characteristics	
Table 70.	Operational amplifier characteristics	110
Table 71.	TS characteristics	
Table 72.	Temperature sensor calibration values	
Table 73.	V _{BAT} monitoring characteristics	113
Table 74.	WLCSP49 - 49-pin, 3.417 x 3.151 mm, 0.4 mm pitch wafer level chip scale	
	package mechanical data	116
Table 75.	WLCSP49 recommended PCB design rules (0.4 mm pitch)	117
Table 76.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat	
	package mechanical data	118
Table 77.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	122
Table 78.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
	package mechanical data	
Table 79.	Package thermal characteristics	128
Table 80.	Ordering information scheme	
Table 81.	Document revision history	132



List of figures

Figure 1.	STM32F301x6/8 block diagram	12
Figure 2.	Clock tree	18
Figure 3.	Infrared transmitter	30
Figure 4.	STM32F301x6/8 UFQFN32 pinout	32
Figure 5.	STM32F301x6/8 LQFP48 pinout	32
Figure 6.	STM32F301x6/8 LQFP64 pinout	33
Figure 7.	STM32F301x6/8 WLCSP49 ballout	34
Figure 8.	STM32F301x6/8 memory mapping	49
Figure 9.	Pin loading conditions	
Figure 10.	Pin input voltage	
Figure 11.	Power supply scheme	
Figure 12.	Current consumption measurement scheme	
Figure 13.	Typical V _{BAT} current consumption (LSE and RTC ON/LSEDRV[1:0] = '00')	
Figure 14.	High-speed external clock source AC timing diagram	
Figure 15.	Low-speed external clock source AC timing diagram	
Figure 16.	Typical application with an 8 MHz crystal	
Figure 17.	Typical application with a 32.768 kHz crystal	
Figure 18.	HSI oscillator accuracy characterization results for soldered parts	
Figure 19.	TC and TTa I/O input characteristics - CMOS port	
Figure 20.	TC and TTa I/O input characteristics - TTL port	
Figure 21.	Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port	
Figure 22.	Five volt tolerant (FT and FTf) I/O input characteristics - TTL port	
Figure 23.	I/O AC characteristics definition	
Figure 24.	Recommended NRST pin protection	
Figure 25.	SPI timing diagram - slave mode and CPHA = 0	
Figure 26.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	
Figure 27.	SPI timing diagram - master mode ⁽¹⁾	96
Figure 28.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	08
Figure 29.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	08
Figure 30.	ADC typical current consumption in single-ended and differential modes	
Figure 31.	ADC typical current consumption in single-ended and differential modes	
-	Typical connection diagram using the ADC	106
Figure 32. Figure 33.	12-bit buffered /non-buffered DAC	
•		
Figure 34.	Maximum V _{REFINT} scaler startup time from power down	
Figure 35.	OPAMP Voltage Noise versus Frequency	112
Figure 36.	WLCSP49 - 49-pin, 3.417 x 3.151 mm, 0.4 mm pitch wafer level chip scale	445
F:	package outline	115
Figure 37.	WLCSP49 - 49-pin, 3.417 x 3.151 mm, 0.4 mm pitch wafer level chip scale	440
F: 00	package recommended footprint	
Figure 38.	WLCSP49 marking example (package top view)	
Figure 39.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	118
Figure 40.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package	440
E: 44	recommended footprint	
Figure 41.	LQFP64 marking example (package top view)	
Figure 42.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	121
Figure 43.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	4.5.5
	recommended footprint	
Figure 44	I OFP48 marking example (package top view)	124



List of figures

STM32F301x6 STM32F301x8

Figure 45.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
	package outline	125
Figure 46.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
	package recommended footprint	126
Figure 47.	UFQFPN32 marking example (package top view)	127



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F301x6/8 microcontrollers.

This datasheet should be read in conjunction with the STM32F301x6/8 and STM32F318x8 advanced ARM®-based 32-bit MCUs reference manual (RM0366). The reference manual is available from the STMicroelectronics website www.st.com.

For information on the ARM $^{\otimes}$ Cortex $^{\otimes}$ -M4 core, please refer to the Cortex $^{\otimes}$ -M4 Technical Reference Manual, available from ARM website www.arm.com.





2 Description

The STM32F301x6/8 family is based on the high-performance ARM[®] Cortex[®]-M4 32-bit RISC core operating at a frequency of up to 72 MHz and embedding a floating point unit (FPU). The family incorporates high-speed embedded memories (up to 64 Kbyte of Flash memory, 16 Kbyte of SRAM), and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The devices offer a fast 12-bit ADC (5 Msps), three comparators, an operational amplifier, up to 18 capacitive sensing channels, one DAC channel, a low-power RTC, one general-purpose 32-bit timer, one timer dedicated to motor control, and up to three general-purpose 16-bit timers, and one timer to drive the DAC. They also feature standard and advanced communication interfaces: three I²Cs, up to three USARTs, up to two SPIs with multiplexed full-duplex I2S, and an infrared transmitter.

The STM32F301x6/8 family operates in the –40 to +85°C and –40 to +105°C temperature ranges from at a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F301x6/8 family offers devices in 32-, 48-, 49- and 64-pin packages.

The set of included peripherals changes with the device chosen.



Table 2. STM32F301x6/8 device features and peripheral counts

	STM32	F301Kx	STM32	STM32F301Cx		STM32F301Rx	
Flash (Kbytes)	32	64	32	64	32	64	
SRAM (Kbytes)	16						
	Advanced control			1 (1	6-bit)		
	General purpose	3 (16-bit) 1 (32 bit)					
	Basic				1		
Timers	SysTick timer				1		
	Watchdog timers (independent, window)				2		
	PWM channels (all) (1)	1	6		1	18	
	PWM channels (except complementary)	10		12			
	SPI/I2S	2					
Comm. interfaces	I ² C	3					
	USART	2 3					
DMA channels		7					
Capacitive sensing	channels	18					
12-bit ADC Number of channe	ls		1 8		1 11		1 15
12-bit DAC channe	els	1					
Analog comparator	٢		2	3			
Operational amplif	ier	1					
CPU frequency		72 MHz					
Operating voltage	2.0 to 3.6 V						
Operating temperature		Ambient operating temperature: - 40 to 85°C / - 40 to 105°C Junction temperature: - 40 to 125°C					
Packages	UFQF	PN32		FP48, SP49	LQI	-P64	

^{1.} This total number considers also the PWMs generated on the complementary output channels.




Figure 1. STM32F301x6/8 block diagram



3 Functional overview

3.1 ARM[®] Cortex[®]-M4 core with FPU, embedded Flash and SRAM

The ARM[®] Cortex[®]-M4 processor with FPU is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM[®] Cortex[®]-M4 32-bit RISC processor with FPU features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution. Its single-precision FPU speeds up software development by using metalanguage development tools while avoiding saturation.

With its embedded ARM core, the STM32F301x6/8 family is compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the STM32F301x6/8 family devices.

3.2 Memories

3.2.1 Embedded Flash memory

All STM32F301x6/8 devices feature up to 64 Kbytes of embedded Flash memory available for storing programs and data. The Flash memory access time is adjusted to the CPU clock frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).

3.2.2 Embedded SRAM

STM32F301x6/8 devices feature 16 Kbytes of embedded SRAM.

3.3 Boot modes

At startup, BOOT0 pin and BOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1 (PA9/PA10) and USART2 (PA2/PA3).

3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

3.5 Power management

3.5.1 Power supply schemes

- V_{SS} , V_{DD} = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. It is provided externally through V_{DD} pins.
- V_{SSA} , V_{DDA} = 2.0 to 3.6 V: external analog power supply for ADC, DAC, comparators, operational amplifier, reset blocks, RCs and PLL. The minimum voltage to be applied to V_{DDA} differs from one analog peripheral to another. *Table 3* provides the summary of the V_{DDA} ranges for analog peripherals. The V_{DDA} voltage level must always be greater than or equal to the V_{DD} voltage level and must be provided first.

Analog peripheral	Minimum V _{DDA} supply	Maximum V _{DDA} supply		
ADC/COMP	2.0 V	3.6 V		
DAC/OPAMP	2.4 V	3.6 V		

Table 3. External analog supply values for analog peripherals

 V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.5.2 Power supply supervisor

The device has an integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold, VPOR/PDR, without the need for an external reset circuit.

- The POR monitors only the V_{DD} supply voltage. During the startup phase it is required that V_{DDA} should arrive first and be greater than or equal to V_{DD}.
- The PDR monitors both the V_{DD} and V_{DDA} supply voltages, however the V_{DDA} power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V_{DDA} is higher than or equal to V_{DD}.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the VPVD threshold. An interrupt can be generated when V_{DD} drops below the V_{PVD} threshold and/or when V_{DD} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

14/134 DocID025146 Rev 5



3.5.3 Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR), and power-down.

- The MR mode is used in the nominal regulation mode (Run)
- The LPR mode is used in Stop mode.
- The power-down mode is used in Standby mode: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The voltage regulator is always enabled after reset. It is disabled in Standby mode.

3.5.4 Low-power modes

The STM32F301x6/8 supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm, COMPx, I2C or USARTx.

Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

3.6 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.



Table 4. STM32F301x6/8 peripheral interconnect matrix

Interconnect					
Interconnect source	Interconnect destination	Interconnect action			
	TIMx	Timers synchronization or chaining			
	ADC1	Conversion triggers			
TIMx	DAC1	Conversion anggero			
	DMA	Memory to memory transfer trigger			
	Compx	Comparator output blanking			
COMPx	TIMx	Timer input: OCREF_CLR input, input capture			
ADC1	TIM1	Timer triggered by analog watchdog			
GPIO RTCCLK HSE/32 MC0	TIM16	Clock source used as input channel for HSI and LSI calibration			
CSS CPU (hard fault) COMPx PVD GPIO	TIM1 TIM15, 16, 17	Timer break			
	TIMx	External trigger, timer break			
GPIO	ADC1 DAC1	Conversion external trigger			
DAC1	COMPx	Comparator inverting input			

Note:

For more details about the interconnect actions, please refer to the corresponding sections in the STM32F301x6/8 and STM32F318x8 reference manual RM0366.



3.7 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example with failure of an indirectly used external oscillator).

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the high speed APB domains is 72 MHz, while the maximum allowed frequency of the low speed APB domain is 36 MHz.

The advanced clock controller clocks the core and all peripherals using a single crystal or oscillator. To achieve audio class performance, an audio crystal can be used.



FLITFCLK to Flash programming interface HSI → to I2Cx (x = 1,2,3) SYSCLK **I2SSRC** >to I2Sx (x = 2,3) Ext. clock I2S_CKIN 8 MHz HSI HSI RC /2 to AHB bus, core, memory and DMA HCLK PLLSRC ,| PLLMUL /8 to cortex System timer SW ► FHCLK Cortex free HSI running clock

▶ to APB1 peripherals AHB APB1 PLL PLLCLK PCLK1 prescaler prescaler x2.x3. /1,2,..512 /1,2,4,8,16 x16 HSE SYSCLK If (APB1 prescaler CSS ▶ to TIM 2, 6, 7 /2,/3, =1) x1 else x2 /16 PCLK1 SYSCLK HSI OSC_OUT to USART (x = 1, 2, 3)4-32 MHz LSE HSE OSC OSC_IN APB2 PCLK2 → to APB2 peripherals prescaler /1,2,4,8,16 /32 RTCCLK → to RTC OSC32_IN LSE OSC 32.768kHz If (APB2 prescale) LSE OSC32_OUT =1) x1 else x2 RTCSEL[1:0] → IWDGCLK LSI LSI RC to IWDG 40kHz PLLNODIV **MCOPRE** /1,2 PLLCLK TIM1,15,16,17 x2 -HSI /1.2.4. MCO [-LSI .. 128 -HSF ADC Prescaler /1,2,4 SYSCLK Main clock -LSE ▶ to ADC1 output MCÒ ADC Prescaler 71,2,4,6,8,10,12,16, 32,64,128,256 MS32660V3

Figure 2. Clock tree



3.8 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

Fast I/O handling allows I/O toggling up to 36 MHz.

3.9 Direct memory access (DMA)

The flexible general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each of the 7 DMA channels is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I2C, USART, timers, DAC and ADC.

3.10 Interrupts and events

3.10.1 Nested vectored interrupt controller (NVIC)

The STM32F301x6/8 devices embed a nested vectored interrupt controller (NVIC) able to handle up to 60 maskable interrupt channels and 16 priority levels.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.11 Fast analog-to-digital converter (ADC)

An analog-to-digital converter, with selectable resolution between 12 and 6 bit, is embedded in the STM32F301x6/8 family devices. The ADC has up to 15 external channels performing conversions in single-shot or scan modes. Channels can be configured to be either singleended input or differential input. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Single-shunt phase current reading techniques.

The ADC can be served by the DMA controller.

Three analog watchdogs are available. The analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) and the advanced-control timer (TIM1) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

3.11.1 **Temperature sensor**

The temperature sensor (TS) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC1 IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

3.11.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC1_IN18 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

20/134 DocID025146 Rev 5



3.11.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC1_IN17. As the V_{BAT} voltage may be higher than V_{DDA} , and thus outside the ADC input range, the V_{BAT} pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the V_{BAT} voltage.

3.12 Digital-to-analog converter (DAC)

One 12-bit buffered DAC channel (DAC1_OUT1) can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- One DAC output channel
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- DMA capability
- External triggers for conversion

3.13 Operational amplifier (OPAMP)

The STM32F301x6/8 embeds one operational amplifier with external or internal follower routing and PGA capability (or even amplifier and filter capability with external components). When the operational amplifier is selected, an external ADC channel is used to enable output measurement.

The operational amplifier features:

- 8.2 MHz bandwidth
- 0.5 mA output capability
- Rail-to-rail input/output
- In PGA mode, the gain can be programmed to be 2, 4, 8 or 16.

Basic

TIM6

16-bit

3.14 Ultra-fast comparators (COMP)

The STM32F301x6/8 devices embed up to three ultra-fast rail-to-rail comparators which offer the features below:

- Programmable internal or external reference voltage
- Selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output
- Internal reference voltage or submultiple (1/4, 1/2, 3/4). Refer to *Table 27: Embedded internal reference voltage* for the value and precision of the internal reference voltage.

All comparators can wake up from STOP mode, and also generate interrupts and breaks for the timers.

3.15 Timers and watchdogs

The STM32F301x6/8 includes advanced control timer, up to general-purpose timers, basic timer, two watchdog timers and a SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare Channels	Complementary outputs
Advanced control	TIM1 ⁽¹⁾	16-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	Yes
General- purpose	TIM2	32-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	No
	TIM15 ⁽¹⁾	16-bit	Up	Any integer between 1 and 65536	Yes	2	1
	TIM16 ⁽¹⁾ , TIM17 ⁽¹⁾	16-bit	Up	Any integer between 1 and 65536	Yes	1	1

Any integer

between 1

and 65536

Yes

0

No

Table 5. Timer feature comparison

Uр

22/134 DocID025146 Rev 5

TIM1/15/16/17 can be clocked from the PLL running at 144 MHz when the system clock source is the PLL and AHB or APB2 subsystem clocks are not divided by more than 2 cumulatively.

3.15.1 Advanced timer (TIM1)

The advanced-control timer can each be seen as a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIM timers (described in Section 3.15.2 using the same architecture, so the advanced-control timers can work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

3.15.2 General-purpose timers (TIM2, TIM15, TIM16, TIM17)

There are up to four synchronizable general-purpose timers embedded in the STM32F301x6/8 (see *Table 5* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

TIM₂

TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler

It features 4 independent channels for input capture/output compare, PWM or one-pulse mode output. It can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counter can be frozen in debug mode.

It has independent DMA request generation and supports quadrature encoders.

TIM15, TIM16 and TIM 17

These three timers general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

3.15.3 Basic timer (TIM6)

This timer is mainly used for DAC trigger generation. It can also be used as a generic 16-bit time base.

3.15.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.15.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.15.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

3.16 Real-time clock (RTC) and backup registers

The RTC and the 20 backup registers are supplied through a switch that takes power from either the V_{DD} supply when present or the VBAT pin. The backup registers are five 32-bit registers used to store 20 bytes of user application data when V_{DD} power is not present.

They are not reset by a system or power reset, or when the device wakes up from Standby mode.

4

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms with wake up from Stop and Standby mode capability.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- Two anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.
- 17-bit Auto-reload counter for periodic interrupt with wakeup from STOP/STANDBY capability.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32.



Inter-integrated circuit interfaces (I²C) 3.17

The devices feature three I²C bus interfaces which can operate in multimaster and slave mode. Each I2C interface can support standard (up to 100 kHz), fast (up to 400 kHz) and fast mode + (up to 1 MHz) modes.

All I²C interfaces support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask). They also include programmable analog and digital noise filters.

Table 6. Comparison of I2C analog and digital filters

	Analog filter	Digital filter	
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks	
Benefits	Available in Stop mode	Extra filtering capability vs. standard requirements. Stable length	
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.	

In addition, it provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. It also has a clock domain independent from the CPU clock, allowing the I2Cx (x=1,3) to wake up the MCU from Stop mode on address match.

The I2C interfaces can be served by the DMA controller.

Refer to Table 7 for the features available in I2C1, I2C2 and I2C3.

Table 7. STM32F301x6/8 I²C implementation

I2C features ⁽¹⁾	I2C1	I2C2	I2C3
7-bit addressing mode	Х	Х	Х
10-bit addressing mode	Х	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х	Х
Fast Mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х	Х
Independent clock	Х	Х	Х
SMBus	Х	Х	Х
Wakeup from STOP	Х	Х	Х

^{1.} X = supported.

DocID025146 Rev 5 26/134



3.18 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32F301x6/8 devices have three embedded universal synchronous receiver transmitters (USART1, USART2 and USART3).

The USART interfaces are able to communicate at speeds of up to 9 Mbit/s.

All USARTs support hardware management of the CTS and RTS signals, multiprocessor communication mode, single-wire half-duplex communication mode and synchronous mode.

USART1 supports SmartCard mode, IrDA SIR ENDEC, LIN Master capability and autobaudrate detection.

All USART interfaces can be served by the DMA controller.

Refer to Table 8 for the features available in all USARTs interfaces.

USART modes/features⁽¹⁾ **USART1 USART2 USART3** Hardware flow control for modem Χ Х Χ Х Χ Χ Continuous communication using DMA Multiprocessor communication Χ Χ Χ Synchronous mode Χ Х Χ SmartCard mode Х Single-wire half-duplex communication Х Х Χ IrDA SIR ENDEC block Χ LIN mode Х Х Dual clock domain and wakeup from Stop mode Receiver timeout interrupt Х Modbus communication Х Auto baud rate detection Х **Driver Enable** Χ Χ Х

Table 8. USART features

3.19 Serial peripheral interfaces (SPI)/Inter-integrated sound interfaces (I2S)

Two SPI interfaces (SPI2 and SPI3) allow communication up to 18 Mbit/s in slave and master modes in full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

Two standard I2S interfaces (multiplexed with SPI2 and SPI3) are available, that can be operated in master or slave mode. These interfaces can be configured to operate with 16/32 bit resolution, as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I2S interfaces is/are configured in master



^{1.} X = supported.

mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

Refer to Table 9 for the features available in SPI2 and SPI3.

Table 9. STM32F301x6/8 SPI/I2S implementation

SPI features ⁽¹⁾	SPI2	SPI3
Hardware CRC calculation	Х	Х
Rx/Tx FIFO	Х	Х
NSS pulse mode	Х	Х
I2S mode	Х	Х
TI mode	Х	Х

^{1.} X = supported.

3.20 Touch sensing controller (TSC)

The STM32F301x6/8 devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 18 capacitive sensing channels distributed over 6 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (for example glass, plastic). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate.

4

Table 10. Capacitive sensing GPIOs available on STM32F301x6/8 devices

Group	Group Capacitive sensing signal name					
	TSC_G1_IO1	PA0				
4	TSC_G1_IO2	PA1				
1	TSC_G1_IO3	PA2				
	TSC_G1_IO4	PA3				
	TSC_G2_IO1	PA4				
2	TSC_G2_IO2	PA5				
2	TSC_G2_IO3	PA6				
	TSC_G2_IO4	PA7				
	TSC_G3_IO1	PC5				
2	TSC_G3_IO2	PB0				
3	TSC_G3_IO3	PB1				
	TSC_G3_IO4	PB2				
	TSC_G4_IO1	PA9				
_	TSC_G4_IO2	PA10				
4	TSC_G4_IO3	PA13				
	TSC_G4_IO4	PA14				
	TSC_G5_IO1	PB3				
5	TSC_G5_IO2	PB4				
5	TSC_G5_IO3	PB6				
	TSC_G5_IO4	PB7				
	TSC_G6_IO1	PB11				
6	TSC_G6_IO2	PB12				
6	TSC_G6_IO3	PB13				
	TSC_G6_IO4	PB14				

Table 11. No. of capacitive sensing channels available on STM32F301x6/8 devices

Analog I/O group	Number of capacitive sensing channels				
Analog I/O group	STM32F301Rx	STM32F301Cx	STM32F301Kx		
G1	3	3	3		
G2	3	3	3		
G3	3	2	1		
G4	3	3	3		
G5	3	3	3		

 Number of capacitive sensing channels

 STM32F301Rx
 STM32F301Cx
 STM32F301Kx

 G6
 3
 3
 0

 Number of capacitive sensing channels
 18
 17
 13

Table 11. No. of capacitive sensing channels available on STM32F301x6/8 devices

3.21 Infrared transmitter

The STM32F301x6/8 devices provide an infrared transmitter solution. The solution is based on internal connections between TIM16 and TIM17 as shown in the figure below.

TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be sent. The infrared output signal is available on PB9 or PA13.

To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must be properly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming the two timers output compare channels.




Figure 3. Infrared transmitter

3.22 Development support

3.22.1 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.


The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.




Pinouts and pin description 4

BOOT0 PA15 П 32 31 30 29 28 27 26 25 VDD_1 [☐ PA14 PF0/OSC IN 23 PA13 PF1/OSC_OUT [☐ PA12 NRST □ 21 PA11 UFQFN32 VDDA/VREF+ □ 20 □ PA10 19 🗆 PA9 VSSA/VREF- □ 18 🗆 PA8 PA0 [PA1 17 VDD_2 10 11 13 14 PA5 PA6 PA3 PA4 PA7 PB0 MS30483V3

Figure 4. STM32F301x6/8 UFQFN32 pinout





DocID025146 Rev 5 32/134





Figure 6. STM32F301x6/8 LQFP64 pinout



Figure 7. STM32F301x6/8 WLCSP49 ballout



34/134 DocID025146 Rev 5

Table 12. Legend/abbreviations used in the pinout table

Na	me	Abbreviation	Definition			
Pin r	name	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name				
		S Supply pin				
Pin	type	I Input only pin				
		I/O	Input / output pin			
		FT	5 V tolerant I/O			
		FTf 5 V tolerant I/O, I2C FM+ option				
		TTa 3.3 V tolerant I/O				
I/O otr	ructure	TT 3.3 V tolerant I/O				
1/0 811	ucture	TC Standard 3.3V I/O				
		B Dedicated BOOT0 pin				
		RST	Bi-directional reset pin with embedded weak pull-up resistor			
Notes		Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset				
B:	Alternate functions	Functions selected through GPIOx_AFR registers				
Pin functions	Additional functions	Functions directly selected/enabled through peripheral registers				



Table 13. STM32F301x6/8 pin definitions										
	Pin Nu	umber	T							
UQFN32	WLCSP49	LQFP48	LQFP64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
-	В6	1	1	VBAT	S	-	-	Backup po	wer supply	
-	D5	2	2	PC13 ⁽¹⁾ TAMPER1 WKUP2 (PC13)	I/O	TC	(1)	TIM1_CH1N	WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT	
-	C7	3	3	PC14 ⁽¹⁾ OSC32_IN (PC14)	I/O	TC	(1)	-	OSC32_IN	
-	C6	4	4	PC15 ⁽¹⁾ OSC32_OUT (PC14)	I/O	TC	(1)	-	OSC32_OUT	
2	D7	5	5	PF0 OSC_IN (PF0)	I/O	FTf	-	I2C2_SDA, SPI2_NSS/I2S2_WS, TIM1_CH3N	OSC_IN	
3	D6	6	6	PF1 OSC_OUT (PF1)	0	FTf	-	I2C2_SCL, SPI2_SCK/I2S2_CK	OSC_OUT	
4	E7	7	7	NRST	I/O	RST	-	Device reset input/internal reset output (active low)		
-	-	-	8	PC0	I/O	TTa	-	EVENTOUT, TIM1_CH1	ADC1_IN6	
-	-	-	9	PC1	I/O	TTa	-	EVENTOUT, TIM1_CH2	ADC1_IN7	
-	-	-	10	PC2	I/O	TTa	-	EVENTOUT, TIM1_CH3	ADC1_IN8	
-	-	-	11	PC3	I/O	TTa	-	EVENTOUT, TIM1_CH4, TIM1_BKIN2	ADC1_IN9	
6	E6	8	12	VSSA/VREF-	S	-	-	Analog ground/Negative reference voltage		
5	A6	9	13	VDDA/VREF+	S	-	_	Analog power supply/Positive reference voltage		





DocID025146 Rev 5

	Pin Nu	umber									
UQFN32	WLCSP49	LQFP48	LQFP64	Pin name (function after reset)	Pin type	VO structure	Notes	Alternate functions	Additional functions		
7	F6	10	14	PA0 -TAMPER2-WKUP1	I/O	ТТа	-	TIM2_CH1/TIM2_ETR, TSC_G1_IO1, USART2_CTS, EVENTOUT	ADC1_IN1, RTC_TAMP2, WKUP1		
8	G7	11	15	PA1	I/O	ТТа	-	RTC_REFIN, TIM2_CH2, TSC_G1_IO2, USART2_RTS_DE, TIM15_CH1N, EVENTOUT	ADC1_IN2		
9	E5	12	16	PA2	I/O	ТТа	-	TIM2_CH3, TSC_G1_IO3, USART2_TX, COMP2_OUT, TIM15_CH1, EVENTOUT	ADC1_IN3, COMP2_INM		
10	E4	13	17	PA3	I/O	ТТа	1	TIM2_CH4, TSC_G1_IO4, USART2_RX, TIM15_CH2, EVENTOUT	ADC1_IN4		
-	F7	1	18	VSS_4	8	1	-	-	-		
-	F2	1	19	VDD_4	S	-	-	-	-		
11	G6	14	20	PA4	I/O	ТТа	(2)	TSC_G2_IO1, SPI3_NSS/I2S3_WS, USART2_CK, EVENTOUT	ADC1_IN5, DAC1_OUT1, COMP2_INM, COMP4_INM, COMP6_INM		
12	F5	15	21	PA5	I/O	TTa	ı	TIM2_CH1/TIM2_ETR, TSC_G2_IO2, EVENTOUT	OPAMP2_VINM		
13	F4	16	22	PA6	I/O	TTa	(2)	TIM16_CH1, TSC_G2_IO3, TIM1_BKIN, EVENTOUT	ADC1_IN10, OPAMP2_VOUT		
14	F3	17	23	PA7	0/I	TTa	-	TIM17_CH1, TSC_G2_IO4, TIM1_CH1N, EVENTOUT			

Table 13. STM32F301x6/8 pin definitions (continued)

	Pin Number									
UQFN32	WLCSP49	LQFP48	LQFP64	Pin name (function after reset)	Pin type	VO structure	Notes	Alternate functions	Additional functions	
-	-	-	24	PC4	I/O	TT	-	EVENTOUT, TIM1_ETR, USART1_TX		
-	-	-	25	PC5	I/O	TTa	-	EVENTOUT, TIM15_BKIN, TSC_G3_IO1, USART1_RX	OPAMP2_VINM	
15	G5	18	26	PB0	I/O	TTa	-	TSC_G3_IO2, TIM1_CH2N, EVENTOUT	ADC1_IN11, COMP4_INP, OPAMP2_VINP	
-	G4	19	27	PB1	I/O	TTa	-	TSC_G3_IO3, TIM1_CH3N, COMP4_OUT, EVENTOUT	ADC1_IN12	
-	G3	20	28	PB2	I/O	TTa	-	TSC_G3_IO4, EVENTOUT	COMP4_INM	
-	E3	21	29	PB10	I/O	TT	-	TIM2_CH3, TSC_SYNC, USART3_TX, EVENTOUT		
-	G2	22	30	PB11	I/O	TTa	-	TIM2_CH4, TSC_G6_IO1, USART3_RX, EVENTOUT	ADC1_IN14, COMP6_INP	
16	D3	23	31	VSS_2	S	-	-	Digital	ground	
17	B2	24	32	VDD_2	8	-	-	Digital pov	ver supply	
-	E2	25	33	PB12	I/O	TT	-	TSC_G6_IO2, I2C2_SMBAL, - SPI2_NSS/I2S2_WS, TIM1_BKIN, USART3_CK, EVENTOUT		
-	G1	26	34	PB13	I/O	ТТа	-	TSC_G6_IO3, SPI2_SCK/I2S2_CK, TIM1_CH1N, USART3_CTS, EVENTOUT TSC_G6_IO3, SPI2_SCK/I2S2_CK, ADC1_IN13		

Table 13. STM32F301x6/8 pin definitions (continued)





Table 13. STM32F301x6/8 pin definitions (continued)

	Pin N	umber	•						
UQFN32	WLCSP49	LQFP48	LQFP64	Pin name (function after reset)	Pin type	VO structure	Notes	Alternate functions	Additional functions
-	F1	27	35	PB14	I/O	ТТа	-	TIM15_CH1, TSC_G6_IO4, SPI2_MISO/I2S2ext_SD, TIM1_CH2N, USART3_RTS_DE, EVENTOUT	OPAMP2_VINP
-	E1	28	36	PB15	I/O	ТТа	-	RTC_REFIN, TIM15_CH2, TIM15_CH1N, TIM1_CH3N, SPI2_MOSI/I2S2_SD, EVENTOUT	COMP6_INM
-	-	-	37	PC6	I/O	FT	-	EVENTOUT, I2S2_MCK, COMP6_OUT	-
-	-	-	38	PC7	I/O	FT	-	EVENTOUT, I2S3_MCK	-
-	-	-	39	PC8	I/O	FT	-	EVENTOUT	-
-	-	-	40	PC9	I/O	FTf	-	EVENTOUT, I2C3_SDA, I2SCKIN	-
18	D1	29	41	PA8	I/O	FT	-	MCO, I2C3_SCL, I2C2_SMBAL, I2S2_MCK, TIM1_CH1, USART1_CK, EVENTOUT	-
19	D2	30	42	PA9	I/O	FTf	-	I2C3_SMBAL, TSC_G4_IO1, I2C2_SCL, I2S3_MCK, TIM1_CH2, USART1_TX, TIM15_BKIN, TIM2_CH3, EVENTOUT	-

DocID025146 Rev 5

Pinouts and pin description

	Table 13. STM32F301x6/8 pin definitions (continued) Pin Number											
UQFN32	WLCSP49 uid	LQFP48	LQFP64	Pin name (function after reset)	Pin type	VO structure	Notes	Alternate functions	Additional functions			
20	C2	31	43	PA10	I/O	FTf	-	TIM17_BKIN, TSC_G4_IO2, I2C2_SDA, SPI2_MISO/I2S2ext_SD, TIM1_CH3, USART1_RX, COMP6_OUT, TIM2_CH4, EVENTOUT	-			
21	C1	32	44	PA11	I/O	FT	-	SPI2_MOSI/I2S2_SD, TIM1_CH1N, USART1_CTS, TIM1_CH4, TIM1_BKIN2, EVENTOUT				
22	C3	33	45	PA12	I/O	FT	-	TIM16_CH1, I2SCKIN, TIM1_CH2N, USART1_RTS_DE, COMP2_OUT, TIM1_ETR, EVENTOUT				
23	ВЗ	34	46	PA13	I/O	FT	-	SWDIO, TIM16_CH1N, TSC_G4_IO3, IR-OUT, USART3_CTS, EVENTOUT	-			
-	В1	35	47	VSS_3	S	-	-	Digital (ground			
-	B2	36	48	VDD_3	S	-	-	Digital pow	er supply			
24	A1	37	49	PA14	I/O	FTf	SWCLK-JTCK, TSC_G4_IO4, - I2C1_SDA, TIM1_BKIN, - USART2_TX, EVENTOUT		-			
25	A2	38	50	PA15	I/O	FTf	JTDI, TIM2_CH1/TIM2_ETR, TSC_SYNC, I2C1_SCL, SPI3_NSS/I2S3_WS, USART2_RX, TIM1_BKIN, EVENTOUT					





Table 13. STM32F301x6/8 pin definitions (continued)

	Pin Nu	umber							
UQFN32	WLCSP49	LQFP48	LQFP64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	1	51	PC10	I/O	FT	-	EVENTOUT, SPI3_SCK/I2S3_CK, USART3_TX	-
-	1	1	52	PC11	I/O	FT	-	EVENTOUT, SPI3_MISO/I2S3ext_SD, USART3_RX	-
-	-	ī	53	PC12	I/O	FT	-	EVENTOUT, SPI3_MOSI/I2S3_SD, USART3_CK	-
-	-	1	54	PD2	I/O	FT	-	EVENTOUT	-
26	А3	39	55	PB3	I/O	FT	-	JTDO-TRACESWO, TIM2_CH2, TSC_G5_IO1, SPI3_SCK/I2S3_CK, USART2_TX, EVENTOUT	-
27	A4	40	56	PB4	I/O	FT	-	JTRST, TIM16_CH1, TSC_G5_IO2, SPI3_MISO/I2S3ext_SD, USART2_RX, TIM17_BKIN, EVENTOUT	-
28	B4	41	57	PB5	I/O	FT	-	TIM16_BKIN, I2C1_SMBAI, SPI3_MOSI/I2S3_SD, USART2_CK, I2C3_SDA, TIM17_CH1, EVENTOUT	-
29	C4	42	58	PB6	I/O	FTf	-	TIM16_CH1N, TSC_G5_IO3, I2C1_SCL, USART1_TX, EVENTOUT	-
30	D4	43	59	PB7	I/O	FTf	-	TIM17_CH1N, TSC_G5_IO4, I2C1_SDA, USART1_RX, EVENTOUT	-

Table 13. STM32F301x6/8 pin definitions (continued)

	Pin Nu	ımber	•					,			
UQFN32	WLCSP49	LQFP48	LQFP64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions		
31	A5	44	60	BOOT0	I	В	-	Boot memor	y selection		
-	B5	45	61	PB8	I/O	FTf	-	TIM16_CH1, TSC_SYNC, I2C1_SCL, USART3_RX, TIM1_BKIN, EVENTOUT	-		
-	C5	46	62	PB9	I/O	FTf	-	TIM17_CH1, I2C1_SDA, IR-OUT, USART3_TX, COMP2_OUT, EVENTOUT			
32	D3	47	63	VSS_1	S	-	-	- Digital ground			
"1"	В7	48	64	VDD_1	S	-	-	- Digital power supply			

- 1. PC13, PC14 and PC15 are supplied through the power switch. Since the switch sinks only a limited amount of current (3 mA), the use of GPIO PC13 to PC15 in output mode is limited:
 - The speed should not exceed 2 MHz with a maximum load of 30 pF
 - These GPIOs must not be used as current sources (e.g. to drive an LED).

After the first backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the Backup registers which is not reset by the main reset. For details on how to manage these GPIOs, refer to the Battery backup domain and BKP register description sections in the RM0366 reference manual.

2. These GPIOs offer a reduced touch sensing sensitivity. It is thus recommended to use them as sampling capacitor I/O.





Table 14. Alternate functions for Port A

	1	Ι	I	T	-	u.o.io i ii i	Aiternate i		1	T	1	1	1	1	ı	
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port & pin name	SYS_AF	TIM2/TIM15/TIM16 /TIM17/EVENT	12C3/TIM1/TIM2/TIM15	I2C3/TIM15/TSC	I2C1/I2C2/TIM1/ TIM16/TIM17	SPI2/I2S2/ SPI3/I2S3/Infrared	SPI2/I2S2/SPI3/ I2S3/TIM1/Infrared	USART1/USART2/USART3/ GPCOMP6	I2C3/GPCOMP2 /GPCOMP4/GPCOMP6	TIM1/TIM15	TIM2/TIM17	TIM1	TIM1			EVENT
PA0	-	TIM2 _CH1/ TIM2 _ETR	-	TSC _G1_IO1	-	-	-	USART2 _CTS	-	-	-	-	-	-	-	EVENT OUT
PA1	RTC _REFIN	TIM2 _CH2	-	TSC _G1_IO2	-	-	-	USART2 _RTS_D E	-	TIM15 _CH1N	-	-	-	-	-	EVENT OUT
PA2	-	TIM2 _CH3	-	TSC _G1_IO3	-	-	-	USART2 _TX	COMP2 _OUT	TIM15 _CH1	-	-	-	-	-	EVENT OUT
PA3	-	TIM2 _CH4	-	TSC _G1_IO4	-	-	-	USART2 _RX	-	TIM15 _CH2	-	-	-	-	-	EVENT OUT
PA4	-	-	-	TSC _G2_IO1	-	-	SPI3_NSS/ I2S3_WS	USART2 _CK	-	-	-	-	-	-	-	EVENT OUT
PA5	-	TIM2 _CH1/ TIM2 _ETR	-	TSC _G2_IO2	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
PA6	-	TIM16 _CH1	-	TSC _G2_IO3	-	-	TIM1_BKIN	-	-	-	-	-	-	-	-	EVENT OUT
PA7	-	TIM17 _CH1	-	TSC _G2_IO4	-	-	TIM1 _CH1N	-	-	-	-	-	-	-	-	EVENT OUT
PA8	мсо	-	-	I2C3 _SCL	I2C2 _SMBAL	I2S2 _MCK	TIM1_CH1	USART1 _CK	-	-	-	-	-	-	-	EVENT OUT

					Table 1	4. Altern	ate function	ns for P	ort A (c	ontinue	d)					
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port & pin name	SYS_AF	TIM2/TIM15/TIM16 /TIM17/EVENT	I2C3/TIM1/TIM2/TIM15	I2C3/TIM15/TSC	I2C1/I2C2/TIM1/ TIM16/TIM17	SPI2/I2S2/ SPI3/I2S3/Infrared	SPI2/I2S2/SPI3/ I2S3/TIM1/Infrared	USART1/USART2/USART3/ GPCOMP6	I2C3/GPCOMP2 /GPCOMP4/GPCOMP6	TIM1/TIM15	TIM2/TIM17	TIM1	TIM1			EVENT
PA9	-	-	I2C3 _SMBAL	TSC _G4_IO1	I2C2 _SCL	I2S3 _MCK	TIM1_CH2	USART1 _TX	-	TIM15 _BKIN	TIM2 _CH3	-	-	-	-	EVENT OUT
PA10	-	TIM17 _BKIN		TSC _G4_IO2	I2C2 _SDA	SPI2_MIS O/I2S2ext _SD	TIM1_CH3	USART1 _RX	COMP6 _OUT	-	TIM2 _CH4	-	-	-	-	EVENT OUT
PA11	-	-	-	-	-	SPI2_MO SI/I2S2 _SD	TIM1 _CH1N	USART1 _CTS	-	-	-	TIM1 _CH4	TIM1 _BKIN2	-	-	EVENT OUT
PA12	-	TIM16 _CH1	-	-	-	I2SCKIN	TIM1 _CH2N	USART1 _RTS_D E	COMP2 _OUT	-	-	TIM1 _ETR	-	-	-	EVENT OUT
PA13	SWDAT- JTMS	TIM16 _CH1N	-	TSC _G4_IO3	-	IR-OUT	-	USART3 _CTS	-	-	-	-	-	-	-	EVENT OUT
PA14	SWCLK- JTCK		-	TSC _G4_IO4	I2C1 _SDA	-	TIM1_BKIN	USART2 _TX	-	-	-	-	-	-	-	EVENT OUT
PA15	JTDI	TIM2_C H1/ TIM2_E TR	-	TSC _SYNC	I2C1 _SCL	-	SPI3_NSS/ I2S3_WS	USART2 _RX	-	TIM1 _BKIN	-	-	-	-	-	EVENT OUT





Table 15. Alternate functions for Port B

		,	•				Aiternate					,	,			
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port & pin name	SYS_AF	TIM2/TIM15/TIM16 /TIM17/EVENT	I2C3/TIM1/TIM2/TIM15	I2C3/TIM15/TSC	I2C1/I2C2/TIM1/ TIM16/TIM17	SPI2/I2S2/ SPI3/I2S3/Infrared	SPI2/I2S2/SPI3/ I2S3/TIM1/Infrared	USART1/USART2/USART3/ GPCOMP6	I2C3/GPCOMP2 /GPCOMP4/GPCOMP6	TIM1/TIM15	TIM2/TIM17	TIM1	TIM1			EVENT
РВ0	-	-	-	TSC _G3_IO2	-	-	TIM1 _CH2N	-	-	-	-	-	-	-	-	EVENT OUT
PB1	-	-	-	TSC _G3_IO3	-	-	TIM1 _CH3N	-	COMP4_ OUT	-	-	-	-	-	-	EVENT OUT
PB2				TSC _G3_IO4	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
PB3	JTDO- TRACE SWO	TIM2 _CH2	-	TSC _G5_IO1	-	-	SPI3_SC K/I2S3_ CK	USART2 _TX	-	-	-	-	-	-	-	EVENT OUT
PB4	JTRST	TIM16 _CH1	-	TSC _G5_IO2	-	-	SPI3_MI SO/I2S3 _SD	USART2 _RX	-	-	TIM17 _BKIN	-	-	-	-	EVENT OUT
PB5	-	TIM16 _BKIN	-	-	I2C1 _SMBAI	-	SPI3 _MOSI/ I2S3ext_ SD	USART2 _CK	I2C3 _SDA	-	TIM17 _CH1	-	-	-	-	EVENT OUT
PB6	-	TIM16 _CH1N	-	TSC _G5_IO3	I2C1 _SCL	-	-	USART1 _TX	-	-	-	-	-	-	-	EVENT OUT
PB7	-	TIM17 _CH1N	-	TSC _G5_IO4	I2C1 _SDA	-	-	USART1 _RX	-	-	-	-	-	-	-	EVENT OUT
PB8	-	TIM16 _CH1	-	TSC _SYNC	I2C1 _SCL	-	_	USART3 _RX	-	-	-	-	TIM1 _BKIN	-	-	EVENT OUT

Pinouts and pin description

					Table 15	5. Alterna	ate funct	ions for	Port B (c	ontinue	d)					
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Port & pin name	SYS_AF	TIM2/TIM15/TIM16 /TIM17/EVENT	I2C3/TIM1/TIM2/TIM15	I2C3/TIM15/TSC	12C1/12C2/TIM1/ TIM16/TIM17	SPI2/I2S2/ SPI3/I2S3/Infrared	SPI2/I2S2/SPI3/ I2S3/TIM1/Infrared	USART1/USART2/USART3/ GPCOMP6	I2C3/GPCOMP2 /GPCOMP4/GPCOMP6	TIM1/TIM15	TIM2/TIM17	TIM1	TIM1			EVENT
PB9	-	TIM17 _CH1	-	-	I2C1 _SDA	-	IR-OUT	USART3 _TX	COMP2_ OUT	-	-	-	-	-	-	EVENT OUT
PB10	-	TIM2 _CH3	-	TSC _SYNC	-	-	-	USART3 _TX	-	-	-	-	-	-	-	EVENT OUT
PB11	-	TIM2 _CH4	-	TSC _G6_IO1	-	-	-	USART3 _RX	-	-	-	-	-	-	-	EVENT OUT
PB12	-	-	-	TSC _G6_IO2	I2C2 _SMBAL	SPI2_NS S/I2S2_ WS	TIM1 _BKIN	USART3 _CK	-	-	-	-	-	-	-	EVENT OUT
PB13	-	-	-	TSC _G6_IO3	-	SPI2_SC K/ I2S2_CK	TIM1 _CH1N	USART3 _CTS	-	-	-	-	-	-	-	EVENT OUT
PB14	-	TIM15 _CH1	-	TSC _G6_IO4	-	SPI2_MI SO/I2S2 ext_SD	TIM1 _CH2N	USART3 _RTS _DE	-	-	-	-	-	-	-	EVENT OUT
PB15	RTC _REFIN	TIM15 _CH2	TIM15 _CH1N	-	TIM1 _CH3N	SPI2_M OSI/ I2S2_SD	-	-	-	-	-	-	-	-	-	EVENT OUT





Table 16. Alternate functions for Port C

	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
Port & pin name	SYS_AF	TIM2/TIM15/ TIM16/TIM17/ EVENT	I2C3/TIM1/TIM2 /TIM15	I2C3/TIM15/ TSC	I2C1/I2C2/TIM1/ TIM16/TIM17	SPI2/I2S2/ SPI3/I2S3 Infrared	SPI2/I2S2/SPI3/ I2S3/TIM1/ Infrared	USART1/ USART2/ USART3/ GPCOMP6
PC0	-	EVENTOUT	TIM1_CH1	-	-	-	-	-
PC1	-	EVENTOUT	TIM1_CH2	-	-	-	-	-
PC2	-	EVENTOUT	TIM1_CH3	-	-	-	-	-
PC3	-	EVENTOUT	TIM1_CH4	-	-	-	TIM1_BKIN2	-
PC4	-	EVENTOUT	TIM1_ETR	-	-	-	-	USART1_TX
PC5	-	EVENTOUT	TIM15_BKIN	TSC_G3_IO1	-	-	-	USART1_RX
PC6	-	EVENTOUT	-	-	-	-	I2S2_MCK	COMP6_OUT
PC7	-	EVENTOUT	-	-	-	-	I2S3_MCK	-
PC8	-	EVENTOUT	-	-	-	-	-	-
PC9	-	EVENTOUT	-	I2C3_SDA	-	I2SCKIN	-	-
PC10	-	EVENTOUT	-	-	-	-	SPI3_SCK/ I2S3_CK	USART3_TX
PC11	-	EVENTOUT	-	-	-	-	SPI3_MISO/ I2S3ext_SD	USART3_RX
PC12	-	EVENTOUT	-	-	-	-	SPI3_MOSI/ I2S3_SD	USART3_CK
PC13	-	-	-	-	TIM1_CH1N	-	-	-
PC14	-	-	-	-	-	-	-	-
PC15	-	-	-	-	-	-	-	-

Table 17.	Alternate	functions	for Port D
-----------	------------------	------------------	------------

	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
Port & pin name	SYS_AF	TIM2/TIM15/ TIM16/TIM17/ EVENT	I2C3/TIM1/TIM2/ TIM15	12C3/TIM15/TSC	I2C1/I2C2/TIM1/ TIM16/TIM17	SPI2/I2S2/ SPI3/I2S3/ Infrared	SPI2/I2S2/SPI3/ I2S3/TIM1/ Infrared	USART1/ USART2/ USART3/ GPCOMP6
PD2	-	EVENTOUT	-	-	-	-	-	-

Table 18. Alternate functions for Port F

Port &	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
pin name	SYS_AF	TIM2/TIM15/ TIM16/TIM17/ EVENT	I2C3/TIM1/TIM2/ TIM15	112C3/TIM15/TSC		SPI3/I2S3/	SPI2/I2S2/SPI3/ I2S3/TIM1/ Infrared	USART1/USAR T2/USART3/ GPCOMP6
PF0	-	-	-	-		SPI2_NSS/ I2S2_WS	TIM1_CH3N	-
PF1	-	-	-	-	1170 / 50 1	SPI2_SCK/ I2S2_CK	-	-



5 Memory mapping




Figure 8. STM32F301x6/8 memory mapping

Table 19. STM32F301x6 STM32F301x8 peripheral register boundary addresses

Bus	Boundary address	Size (bytes)	Peripheral
AHB3	0x5000 0000 - 0x5000 03FF	1 K	ADC1
	0x4800 1800 - 0x4FFF FFFF	~132 M	Reserved
	0x4800 1400 - 0x4800 17FF	1 K	GPIOF
	0x4800 1000 - 0x4800 13FF	1 K	Reserved
AHB2	0x4800 0C00 - 0x4800 0FFF	1 K	GPIOD
ANDZ	0x4800 0800 - 0x4800 0BFF	1 K	GPIOC
	0x4800 0400 - 0x4800 07FF	1 K	GPIOB
	0x4800 0000 - 0x4800 03FF	1 K	GPIOA
	0x4002 4400 - 0x47FF FFFF	~128 M	Reserved
	0x4002 4000 - 0x4002 43FF	1 K	TSC
	0x4002 3400 - 0x4002 3FFF	3 K	Reserved
	0x4002 3000 - 0x4002 33FF	1 K	CRC
	0x4002 2400 - 0x4002 2FFF	3 K	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 K	Flash interface
	0x4002 1400 - 0x4002 1FFF	3 K	Reserved
	0x4002 1000 - 0x4002 13FF	1 K	RCC
	0x4002 0400 - 0x4002 0FFF	3 K	Reserved
	0x4002 0000 - 0x4002 03FF	1 K	DMA1
	0x4001 8000 - 0x4001 FFFF	32 K	Reserved
	0x4001 4C00 - 0x4001 7FFF	13 K	Reserved
	0x4001 4800 - 0x4001 4BFF	1 K	TIM17
	0x4001 4400 - 0x4001 47FF	1 K	TIM16
	0x4001 4000 - 0x4001 43FF	1 K	TIM15
	0x4001 3C00 - 0x4001 3FFF	1 K	Reserved
APB2	0x4001 3800 - 0x4001 3BFF	1 K	USART1
	0x4001 3000 - 0x4001 37FF	2 K	Reserved
	0x4001 2C00 - 0x4001 2FFF	1 K	TIM1
	0x4001 0800 - 0x4001 2BFF	8 K	Reserved
	0x4001 0400 - 0x4001 07FF	1 K	EXTI
	0x4001 0000 - 0x4001 03FF	1 K	SYSCFG + COMP + OPAMP
	0x4000 9C00 - 0x4000 FFFF	25 K	Reserved

Table 19. STM32F301x6 STM32F301x8 peripheral register boundary addresses

Bus	Boundary address	Size (bytes)	Peripheral
	0x4000 7C00 - 0x4000 9BFF	8 K	Reserved
	0x4000 7800 - 0x4000 7BFF	1 K	I2C3
	0x4000 7400 - 0x4000 77FF	1 K	DAC1
	0x4000 7000 - 0x4000 73FF	1 K	PWR
	0x4000 5C00 - 0x4000 6FFF	5 K	Reserved
	0x4000 5800 - 0x4000 5BFF	1 K	I2C2
	0x4000 5400 - 0x4000 57FF	1 K	I2C1
	0x4000 4C00 - 0x4000 53FF	2 K	Reserved
	0x4000 4800 - 0x4000 4BFF	1 K	USART3
	0x4000 4400 - 0x4000 47FF	1 K	USART2
APB1	0x4000 4000 - 0x4000 43FF	1 K	I2S3ext
	0x4000 3C00 - 0x4000 3FFF	1 K	SPI3/I2S3
	0x4000 3800 - 0x4000 3BFF	1 K	SPI2/I2S2
	0x4000 3400 - 0x4000 37FF	1 K	I2S2ext
	0x4000 3000 - 0x4000 33FF	1 K	IWDG
	0x4000 2C00 - 0x4000 2FFF	1 K	WWDG
	0x4000 2800 - 0x4000 2BFF	1 K	RTC
	0x4000 1400 - 0x4000 27FF	5 K	Reserved
	0x4000 1000 - 0x4000 13FF	1 K	TIM6
	0x4000 0400 - 0x4000 0FFF	3 K	Reserved
	0x4000 0000 - 0x4000 03FF	1 K	TIM2
	0x2000 4000 - 3FFF FFFF	~512 M	Reserved
	0x2000 0000 - 0x2000 3FFF	16 K	SRAM
	0x1FFF F800 - 0x1FFF FFFF	2 K	Option bytes
	0x1FFF D800 - 0x1FFF F7FF	8 K	System memory
	0x0801 0000 - 0x1FFF D7FF	~384 M	Reserved
	0x0800 0000 - 0x0800 FFFF	64 K	Main Flash memory
	0x0001 0000 - 0x07FF FFFF	~128 M	Reserved
	0x0000 000 - 0x0000 FFFF	64 K	Main Flash memory, system memory or SRAM depending on BOOT configuration

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 σ).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = V_{DDA} = 3.3 V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 9.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 10.



6.1.6 Power supply scheme

 V_{BAT} Backup circuitry (LSE, RTC, Power 1.65 - 3.6 Vswitch Wakeup logic, Backup registers) OUT shifter GP I/Os I/O logic Kernel logic (CPU, digital & memories) $4\;x\;V_{DD}$ Regulator 4 x 100 nF + 1 x 4.7 µF V_{DDA} V_{DDA} V_{REF+} Analog: RCs, 10 nF PLL,comparators, OPAMP, ADC/DAC + 1 µF V_{REF} V_{SSA} MS19875V5


Figure 11. Power supply scheme

Caution:

Each power supply pair (for example V_{DD}/V_{SS} , V_{DDA}/V_{SSA}) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

6.1.7 Current consumption measurement

Figure 12. Current consumption measurement scheme



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 20: Voltage characteristics*, *Table 21: Current characteristics*, and *Table 22: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 20	Voltage	characteristics ⁽¹	I)
Table 20.	voitaue	Characteristics.	•

Symbol	Ratings	Min	Max	Unit
V _{DD} -V _{SS}	External main supply voltage (including $V_{DDA,\ }V_{BAT}$ and $V_{DD})$	-0.3	4.0	V
V _{DD} –V _{DDA}	Allowed voltage difference for V _{DD} > V _{DDA}	-	0.4	V
	Input voltage on FT and FTf pins	V _{SS} – 0.3	V _{DD} + 4.0	
	Input voltage on TTa and TT pins	V _{SS} – 0.3	4.0	
V _{IN} ⁽²⁾	Input voltage on any other pin	V _{SS} – 0.3	4.0	V
	Input voltage on Boot0 pin	0	9	
ΔV _{DDx}	Variations between different V _{DD} power pins	-	50	mV
V _{SSX} – V _{SS}	Variations between all the different ground pins	-	50	1110
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 6.3.12: Electrical sensitivity characteristics		V

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range. The following relationship must be respected between V_{DDA} and V_{DD}: V_{DDA} must power on before or at the same time as V_{DD} in the power up sequence. V_{DDA} must be greater than or equal to V_{DD}.

Table 21. Current characteristics


Symbol	Ratings	Max.	Unit
ΣI_{VDD}	Total current into sum of all VDD_x power lines (source)	130	
Σl _{VSS}	Total current out of sum of all VSS_x ground lines (sink)	-130	
I _{VDD}			
I _{VSS}	Maximum current out of each V _{SS_x} ground line (sink) ⁽¹⁾	-100	
ı	Output current sunk by any I/O and control pin	25	
I _{IO(PIN)}	Output current sourced by any I/O and control pin	-25	
21	Total output current sunk by sum of all IOs and control pins ⁽²⁾	80	- mA
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all IOs and control pins ⁽²⁾	-80	
	Injected current on TT, FT, FTf and B pins ⁽³⁾	-5/+0	
I _{INJ(PIN)}	Injected current on TC and RST pin ⁽⁴⁾	+/-5	
	Injected current on TTa pins ⁽⁵⁾	+/-5	
$\Sigma I_{INJ(PIN)}$	Total injected current (sum of all I/O and control pins) ⁽⁶⁾	+/-25]

V_{IN} maximum must always be respected. Refer to Table 21: Current characteristics for the maximum allowed injected current values.

- All main power (V_{DD}, V_{DDA}) and ground (V_{SS} and V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 20: Voltage characteristics* for the maximum allowed input voltage values.
- A positive injection is induced by V_{IN} > V_{DDA} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ}(PIN) must never be exceeded. Refer also to *Table 20: Voltage characteristics* for the maximum allowed input voltage values. Negative injection disturbs the analog performance of the device. See note ⁽²⁾ below *Table 65*.
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 22. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	–65 to +150	°C
TJ	Maximum junction temperature	150	°C



6.3 Operating conditions

6.3.1 General operating conditions

Table 23. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit	
f _{HCLK}	Internal AHB clock frequency	-	0	72		
f _{PCLK1}	Internal APB1 clock frequency	-	0	36	MHz	
f _{PCLK2}	Internal APB2 clock frequency	0	72			
V_{DD}	Standard operating voltage	-	2	3.6	V	
V	Analog operating voltage (OPAMP and DAC not used)	Must have a potential equal to or higher than	2	3.6	V	
V_{DDA}	Analog operating voltage (OPAMP and DAC used)	V _{DD}	2.4	3.6	V	
V_{BAT}	Backup operating voltage	-	1.65	3.6	V	
		TC I/O	-0.3	V _{DD} +0.3		
	I/O input voltage	TT I/O ⁽¹⁾	-0.3	3.6		
V_{IN}		TTa I/O pins	-0.3	V _{DDA} +0.3	V	
		FT and FTf I/O ⁽¹⁾	-0.3	5.5		
		воото	0	5.5		
		LQFP64	-	444	mW	
Б	Power dissipation at $T_A = 85 ^{\circ}\text{C}$ for suffix 6 or $T_A = 105 ^{\circ}\text{C}$ for suffix $7^{(2)}$	LQFP48	-	364		
P_D		WLCSP49	-	408		
		UFQFPN32	-	540	İ	
	Ambient temperature for 6	Maximum power dissipation	-40	85	°C	
TA	suffix version	Low power dissipation ⁽³⁾	-40	105		
IA	Ambient temperature for 7	Maximum power dissipation	-40	105	°C	
	suffix version	Low power dissipation ⁽³⁾	-40	125		
TJ	lunction tomporature rence	6 suffix version	-4 0	105	°C	
IJ	Junction temperature range	7 suffix version	-4 0	125	°C	

^{1.} To sustain a voltage higher than V_{DD} +0.3 V, the internal pull-up/pull-down resistors must be disabled.

^{2.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax}. See *Table 79: Package thermal characteristics*.

^{3.} In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} . See *Table 79: Package thermal characteristics*

6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 24* are derived from tests performed under the ambient temperature condition summarized in *Table 23*.

Table 24. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
t _{VDD}	V _{DD} rise time rate		0	∞	
	V _{DD} fall time rate	-	20	∞	μs/V
+	V _{DDA} rise time rate		0	∞	μ5/ ν
^t ∨DDA	V _{DDA} fall time rate	-	20	∞	

6.3.3 Embedded reset and power control block characteristics

The parameters given in $Table\ 25$ are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in $Table\ 23$.

Table 25. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{POR/PDR} ⁽¹⁾	Power on/power down reset threshold	Falling edge	1.8 ⁽²⁾	1.88	1.96	V
		Rising edge	1.84	1.92	2.0	V
V _{PDRhyst} ⁽¹⁾	PDR hysteresis	-	-	40	-	mV
t _{RSTTEMPO} (3)	POR reset temporization	-	1.5	2.5	4.5	ms

The PDR detector monitors V_{DD} and also V_{DDA} (if kept enabled in the option bytes). The POR detector monitors only V_{DD}.

577

^{2.} The product behavior is guaranteed by design down to the minimum $V_{\mbox{\footnotesize{POR/PDR}}}$ value.

^{3.} Based on characterization, not tested in production.

Table 26. Programmable voltage detector characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V _{PVD0}	PVD threshold 0	Rising edge	2.1	2.18	2.26	
	F VD tillesiloid 0	Falling edge	2	2.08	2.16	
V	PVD threshold 1	Rising edge	2.19	2.28	2.37	
V _{PVD1}	F VD tillesiloid i	Falling edge	2.09	2.18	2.27	
V	PVD threshold 2	Rising edge	2.28	2.38	2.48	
V _{PVD2}	PVD (illeshold 2	Falling edge	2.18	2.28	2.38	
V	PVD threshold 3	Rising edge	2.38	2.48	2.58	V
V _{PVD3}		Falling edge	2.28	2.38	2.48	
	PVD threshold 4	Rising edge	2.47	2.58	2.69	
V _{PVD4}		Falling edge	2.37	2.48	2.59	
V	PVD threshold 5	Rising edge	2.57	2.68	2.79	
V _{PVD5}		Falling edge	2.47	2.58	2.69	
V	PVD threshold 6	Rising edge	2.66	2.78	2.9	
V _{PVD6}	PVD threshold 6	Falling edge	2.56	2.68	2.8	
V	D\/D throohold 7	Rising edge	2.76	2.88	3	
V_{PVD7}	PVD threshold 7	Falling edge	2.66	2.78	2.9	
V _{PVDhyst} ⁽²⁾	PVD hysteresis	-	-	100	-	mV
IDD(PVD)	PVD current consumption	-	-	0.15	0.26	μΑ

^{1.} Data based on characterization results only, not tested in production.

^{2.} Guaranteed by design, not tested in production.

6.3.4 Embedded reference voltage

The parameters given in *Table 27* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*.

Symbol Max **Parameter Conditions** Min Unit Typ $-40 \,^{\circ}\text{C} < \text{T}_{\text{A}} < +105 \,^{\circ}\text{C}$ 1.16 1.2 1.25 V **V_{REFINT}** Internal reference voltage 1.24 (1) $-40~^{\circ}\text{C} < \text{T}_{\text{A}} < +85~^{\circ}\text{C}$ 1.2 V 1.16 ADC sampling time when reading the internal 2.2 μs T_{S vrefint} reference voltage Internal reference voltage $10^{(2)}$ spread over the $V_{DD} = 3 V \pm 10 mV$ mV V_{RERINT} temperature range 100 ppm/° Temperature coefficient T_{Coeff} (2) C

Table 27. Embedded internal reference voltage

Table 28. Internal reference voltage calibration values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 30 °C V _{DDA} = 3.3 V	0x1FFF F7BA - 0x1FFF F7BB

6.3.5 Supply current characteristics

60/134

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 12: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

Note: The total current consumption is the sum of I_{DD} and I_{DDA} .

DocID025146 Rev 5



^{1.} Data based on characterization results, not tested in production.

^{2.} Guaranteed by design, not tested in production.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} frequency (0 wait state from 0 to 24 MHz,1 wait state from 24 to 48 MHz and 2 wait states from 48 to 72 MHz)
- Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled $f_{PCLK2} = f_{HCLK}$ and $f_{PCLK1} = f_{HCLK/2}$
- When f_{HCLK} > 8 MHz, the PLL is ON and the PLL input is equal to HSI/2 (4 MHz) or HSE (8 MHz) in bypass mode.

The parameters given in *Table 29* to *Table 35* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 23*.

Table 29. Typical and maximum current consumption from VDD supply at VDD = 3.6V

				All	periphe	erals en	abled	All	periphe	erals dis	abled						
Symbol	Parameter	Conditions	f _{HCLK}	Tim	Max @ T _A ⁽¹⁾			Turn	Max @ T _A ⁽¹⁾			Unit					
				Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C						
			72 MHz	45.7	48.6	50.0	52.0	25.5	27.5	28.1	28.8						
			64 MHz	40.6	43.6	44.5	46.4	22.7	24.6	25.2	25.9						
		External	External	External	External	External	External	48 MHz	30.8	33.6	34.1	35.5	17.3	19.0	19.5	20.0	
	clock (HSE	32 MHz	21.0	22.9	23.5	25.6	11.7	13.2	13.7	14.1							
	Supply	bypass)	bypass)	24 MHz	16.0	16.8	18.0	18.9	9.0	10.4	10.8	11.4					
	current in Run		8 MHz	5.4	5.6	6.1	7.2	3.3	3.3	3.8	4.2	mA					
I _{DD}	mode, executing		1 MHz	1.1	1.2	1.7	2.7	0.8	0.9	1.3	1.6	IIIA					
	from Flash		64 MHz	37.6	41.3	42.9	44.7	22.5	24.7	25.0	25.8						
			48 MHz	28.7	32.3	33.1	34.0	17.2	19.1	19.4	19.6						
	Internal clock (HSI)	32 MHz	19.5	22.0	23.4	24.6	11.5	12.9	13.5	13.7							
			, ,	24 MHz	14.9	16.6	17.9	18.4	6.0	7.0	7.4	7.9					
			8 MHz	5.2	5.5	6.4	7.0	3.2	3.8	4.3	4.7						



Table 29. Typical and maximum current consumption from VDD supply at VDD = 3.6V (continued)

				All	periphe	erals en	abled	All	periphe	erals dis	abled			
Symbol	Parameter	Conditions	f _{HCLK}	T	М	ах @ Т,	A ⁽¹⁾	T	М	lax @ T	A ⁽¹⁾	Unit		
				Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C			
			72 MHz	45.8	49.1 ⁽²⁾	50.1	51.4 ⁽²⁾	25.1	27.3 ⁽²⁾	28.0	28.6 ⁽²⁾			
			64 MHz	40.8	43.6	44.9	46.9	22.3	24.1	25.0	25.5			
		External	48 MHz	30.2	32.9	33.5	34.8	17.0	18.7	19.1	19.6			
		clock (HSE bypass)	32 MHz	20.5	23.1	24.1	25.4	11.1	12.2	13.2	13.3			
	Supply		24 MHz	15.4	17.1	18.3	19.5	8.5	9.7	10.1	10.2			
	current in Run mode,		8 MHz	5.0	5.9	6.3	6.9	3.1	3.7	4.1	4.7			
I _{DD}	executing from RAM		1 MHz	0.8	1.1	1.9	2.6	0.5	0.8	1.2	1.4			
		Internal clock (HSI)	64 MHz	37.3	41.1	41.8	43.3	22.0	23.8	24.4	24.9			
			48 MHz	28.0	31.1	31.6	33.2	16.4	18.0	18.3	18.6			
			32 MHz	18.8	21.3	22.1	23.1	10.9	11.9	12.8	13.1	mA		
			24 MHz	14.2	15.9	16.8	17.9	5.5	6.4	6.7	7.3			
			8 MHz	4.8	5.1	6.0	6.5	2.9	3.5	4.1	4.2			
			72 MHz	30.0	32.8 ⁽²⁾	33.1	34.1 ⁽²⁾	5.9	6.8 ⁽²⁾	6.9	7.4 ⁽²⁾			
			64 MHz	26.7	29.2	29.6	30.5	5.3	5.9	6.2	6.7			
		External	48 MHz	16.7	18.5	19.0	19.7	3.6	4.5	4.5	5.3			
	Commba	clock (HSE	32 MHz	13.3	14.9	15.3	15.4	2.9	3.7	3.8	4.3			
	Supply current in	hynaee)	hynaee)	hynaee)	24 MHz	10.2	11.4	12.0	12.3	2.2	2.7	2.9	3.2	
١.	Sleep		8 MHz	3.6	4.4	4.8	5.3	0.9	1.2	1.5	2.1			
I _{DD}	mode, executing		executing		1 MHz	0.5	0.8	1.1	1.3	0.1	0.4	0.8	0.8	
	from Flash or RAM		64 MHz	23.2	25.3	25.6	26.2	5.0	5.7	6.1	6.2			
			48 MHz	17.5	19.2	19.4	19.9	3.9	4.7	4.8	5.3			
		Internal clock (HSI)	32 MHz	11.7	12.9	13.2	13.3	2.6	3.4	3.6	4.2	mA		
		CIOCK (HSI)	24 MHz	8.9	10.2	10.6	10.8	1.4	2.1	2.4	2.7			
			8 MHz	3.4	4.0	4.6	5.1	0.7	1.1	1.4	1.9			

^{1.} Data based on characterization results, not tested in production unless otherwise specified.

^{2.} Data based on characterization results and tested in production with code executing from RAM.

Table 30. Typical and maximum current consumption from the V_{DDA} supply

					V _{DDA}	= 2.4 V			<u>,</u> /			
Symbol	Parameter	Conditions (1)	f _{HCLK}	Тур	Max @ T _A ⁽²⁾				Max @ T _A ⁽²⁾			Unit
				Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C	
			72 MHz	231	254 ⁽³⁾	266	271 ⁽³⁾	251	274 ⁽³⁾	294	300 ⁽³⁾	
			64 MHz	203	226	239	243	222	245	261	266	
			48 MHz	153	174	182	186	165	185	198	203	
	Supply	HSE bypass	32 MHz	105	124	131	133	114	132	141	143	
	current in Run/Sleep		24 MHz	82	98	104	105	89	106	111	113	
l	mode,		8 MHz	3.1	4.1	4.1	5.1	3.6	4.7	5.2	5.5	μA
I _{DDA}	code executing		1 MHz	3.1	4.1	4.1	5.1	3.6	4.7	5.2	5.5	μΛ
	from Flash		64 MHz	270	294	307	312	296	322	338	343	
	or RAM		48 MHz	219	242	253	257	240	263	276	281	
		HSI clock	32 MHz	171	192	201	203	188	209	219	222	
			24 MHz	148	169	175	177	163	182	190	193	
			8 MHz	69	84	87	87	79	92	94	96	

Current consumption from the V_{DDA} supply is independent of whether the peripherals are on or off. Furthermore when the PLL is off, I_{DDA} is independent from the frequency.

Table 31. Typical and maximum $V_{\mbox{\scriptsize DD}}$ consumption in Stop and Standby modes

		r Conditions		Тур	۷ _{DD} ((V _{DD} =V	/ _{DDA})					
Symbol	Parameter		2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
	0	Regulator in run mode, all oscillators OFF	16.92	17.09	17.16	17.27	17.39	17.50	29.7	359.1	564.5	
I _{DD}	Stop mode	Regulator in low-power mode, all oscillators OFF	5.29	5.46	5.55	5.70	5.73	5.95	16.40	267.1	407.4	μA
	1-1- 7	LSI ON and IWDG ON	0.80	0.93	1.11	1.19	1.31	1.41	ı	-	ı	
	current in Standby mode	LSI OFF and IWDG OFF	0.63	0.76	0.84	0.95	1.02	1.10	5.00	6.30	12.60	

^{1.} Data based on characterization results, not tested in production unless otherwise specified.

^{2.} Data based on characterization results, not tested in production.

^{3.} Data based on characterization results and tested in production.

Table 32. Typical and maximum V_{DDA} consumption in Stop and Standby modes

					Тур @	V _{DD} (V _{DD} =	V _{DDA})			Max ⁽¹⁾		
Symbol	Parameter			2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
	Supply current in Stop mode	or C	Regulator in run/low- power mode, all oscillators OFF	1.70	1.83	1.95	2.08	2.22	2.37	3.40	5.30	5.5	
	Supply	super	LSI ON and IWDG ON	2.08	2.25	2.41	2.59	2.79	3.01	-	-	-	
	current in Standby mode	V _{DDA} SI	LSI OFF and IWDG OFF	1.59	1.72	1.83	1.96	2.10	2.25	2.80	2.90	3.60	
IDDA	Supply current in Stop mode	0	Regulator in run/low- power mode, all oscillators OFF	0.99	1.01	1.04	1.09	1.14	1.21	-	-	-	μА
	Supply e		LSI ON and IWDG ON	1.36	1.43	1.50	1.60	1.72	1.85	-	-	-	
	current in Standby mode	V _{DDA} su	LSI OFF and IWDG OFF	0.87	0.89	0.92	0.97	1.02	1.09	-	-	-	

^{1.} Data based on characterization results, not tested in production.

Table 33. Typical and maximum current consumption from V_{BAT} supply

Symbol	Para meter	Conditions				Тур.@	V _{BAT}	•			Max. @V _{BAT} = 3.6V ⁽²⁾ T _A (°C)			Unit
			1.65V	1.8V	2V	2.4V	2.7V	3V	3.3V	3.6V	25	85	105	
dom	Backup domain	LSE & RTC ON; "Xtal mode" lower driving capability; LSEDRV[1: 0] = '00'	0.41	0.43	0.46	0.54	0.59	0.66	0.74	0.82	-	-	-	
I _{DD_VBAT}	supply current	LSE & RTC ON; "Xtal mode" higher driving capability; LSEDRV[1: 0] = '11'	0.65	0.68	0.73	0.80	0.87	0.95	1.03	1.14	-	-	-	μA

^{1.} Crystal used: Abracon ABS07-120-32.768 kHz-T with a CL of 6 pF for typical values.

^{2.} Data based on characterization results, not tested in production.




Figure 13. Typical V_{BAT} current consumption (LSE and RTC ON/LSEDRV[1:0] = '00')

Typical current consumption

The MCU is placed under the following conditions:

- V_{DD} = V_{DDA} = 3.3 V
- All I/O pins available on each package are in analog input configuration
- The Flash access time is adjusted to f_{HCLK} frequency (0 wait states from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states from 48 MHz to 72 MHz), and Flash prefetch is ON
- When the peripherals are enabled, $f_{APB1} = f_{AHB/2}$, $f_{APB2} = f_{AHB}$
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8,16 and 64 is used for the frequencies 4 MHz, 2 MHz, 1 MHz, 500 kHz and 125 kHz respectively.

Table 34. Typical current consumption in Run mode, code with data processing running from Flash

				Ту	/p		
Symbol	Parameter	Conditions	f _{HCLK}	Peripherals enabled	Peripherals disabled	Unit	
			72 MHz	44.8	24.9		
		64 MHz 40.0		22.4			
			48 MHz	30.3	17.1		
			32 MHz	20.7	11.9		
			24 MHz	15.8	9.2		
	Supply current in Run mode from			16 MHz	10.9	6.5	mA
I _{DD}	V _{DD} supply		8 MHz	5.7	3.55	IIIA	
	00 - 11 7		4 MHz	3.43	3.22		
			2 MHz	2.18	1.53		
			1 MHz	1.56	1.19		
		Running from HSE crystal clock 8 MHz,	500 kHz	1.25	0.96		
			125 kHz	0.96	0.84		
		code executing from	72 MHz	23	7.1		
		Flash	64 MHz	20	8.3		
			48 MHz	154	4.3		
			32 MHz	10:	5.0		
			24 MHz	81	.3		
I _{DDA} ^{(1) (2)}	Supply current in Run mode from		16 MHz	57	7.8		
IDDA` / ` /	V _{DDA} supply		8 MHz	1.15		μA	
	DDA - FF 7		4 MHz	1.	15		
			2 MHz	1.	15		
			1 MHz	1.	15		
			500 kHz	1.	15		
			125 kHz	1.	15		

^{1.} V_{DDA} supervisor is OFF.

^{2.} When peripherals are enabled, the power consumption of the analog part of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.

Table 35. Typical current consumption in Sleep mode, code running from Flash or RAM

				Ty	ур		
Symbol	Parameter	Conditions	f _{HCLK}	Peripherals enabled	Peripherals disabled	Unit	
			72 MHz	28.7	6.1		
			64 MHz	25.6	5.5		
				48 MHz	19.3	4.26	
				32 MHz	13.1	3.04	
				24 MHz	10.0	2.42	
	Supply current in		16 MHz	6.8	1.81	- m A	
IDD	I _{DD} Sleep mode from V _{DD} supply	om	8 MHz	3.54	0.98	- mA	
			4 MHz	2.35	0.88		
			2 MHz	1.64	0.80		
		Running from HSE crystal clock 8 MHz,	1 MHz	1.28	0.77		
			500 kHz	1.11	0.75		
			125 kHz	0.92	0.74		
		code executing from	72 MHz	23	7.1		
		Flash or RAM	64 MHz	20	8.3		
			48 MHz	15	4.3		
			32 MHz	10	5.0		
			24 MHz	81	1.3		
I _{DDA} ^{(1) (2)}	Supply current in Sleep mode from		16 MHz	57	7.8	μΑ	
IDDA` / ` /	V _{DDA} supply		8 MHz	1.	15	μΑ	
			4 MHz	1.	15		
			2 MHz	1.	15		
			1 MHz	1.	15		
			500 kHz	1.	15		
			125 kHz	1.	15		

^{1.} V_{DDA} supervisor is OFF.

^{2.} When peripherals are enabled, the power consumption of the analog part of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 53: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 37: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DD} is the MCU supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



Table 36. Switching output I/O current consumption

Symbol	Parameter	Conditions ⁽¹⁾	I/O toggling frequency (f _{SW})	Тур	Unit
			2 MHz	0.90	
			4 MHz	0.93	
		V _{DD} = 3.3 V C _{ext} = 0 pF	8 MHz	1.16	
		$C_{\text{ext}} - C_{\text{pr}}$ $C = C_{\text{INT}} + C_{\text{EXT}} + C_{\text{S}}$	18 MHz	1.60	
			36 MHz	2.51	
			48 MHz	2.97	
			2 MHz	0.93	
		4 MHz	1.06		
		$V_{DD} = 3.3 \text{ V}$	8 MHz	1.47	
		C_{ext} = 10 pF C = C_{INT} + C_{EXT} + C_{S}	18 MHz	2.26	
			36 MHz	3.39	
			48 MHz	5.99	
	I/O current		2 MHz	1.03	mA
$I_{\sf SW}$	consumption	V _{DD} = 3.3 V	4 MHz	1.30	
		$C_{ext} = 22 pF$	8 MHz	1.79	
		$C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	3.01	
			36 MHz	5.99	
			2 MHz	1.10	
		V _{DD} = 3.3 V	4 MHz	1.31	
		$C_{ext} = 33 pF$	8 MHz	2.06	
		$C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	3.47	
			36 MHz	8.35	
			2 MHz	1.20	
		$V_{DD} = 3.3 \text{ V}$	4 MHz	1.54	
		C_{ext} = 47 pF C = C_{INT} + C_{EXT} + C_{S}	8 MHz	2.46	
			18 MHz	4.51	

^{1.} CS = 5 pF (estimated value).

On-chip peripheral current consumption

The MCU is placed under the following conditions:

- all I/O pins are in analog input configuration
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- ambient operating temperature at 25°C and V_{DD} = V_{DDA} = 3.3 V.

Table 37. Peripheral current consumption

	Typical consumption ⁽¹⁾	
Peripheral	I _{DD}	Unit
BusMatrix (2)	11.3	
DMA1	6.7	
CRC	2.0	
GPIOA	8.5	
GPIOB	8.3	
GPIOC	8.6	
GPIOD	1.5	
GPIOF	1.0	
TSC	4.7	
ADC1	15.9	
APB2-Bridge ⁽³⁾	2.7	
SYSCFG	3.2	
TIM1	27.6	
USART1	21.0	
TIM15	14.3	
TIM16	10.1	/ . /
TIM17	10.4	μA/MHz
APB1-Bridge ⁽³⁾	5.8	
TIM2	40.7	
TIM6	7.4	
WWDG	4.6	
SPI2	35.2	
SPI3	34.2	
USART2	13.9	
USART3	13.1	
I2C1	9.4	
12C2	9.4	
PWR	4.5	
DAC	8.3	
I2C3	10.5	

The power consumption of the analog part (I_{DDA}) of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.

^{2.} BusMatrix is automatically active when at least one master is ON (CPU or DMA1).

^{3.} The APBx bridge is automatically active when at least one peripheral is ON on the same bus.

6.3.6 Wakeup time from low-power mode

The wakeup times given in *Table 38* are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep mode: the wakeup event is WFE.
- WKUP1 (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*.

Table 38. Low-power mode wakeup timings

Symbol	Parameter	Conditions		Туј	O @VDD,	V _{DD} = V	DDA		Max	Unit
Symbol	r ai ailletei	Conditions	2.0 V	2.4 V	2.7 V	3 V	3.3 V	3.6 V	IVIAX	
	Wakeup from	Regulator in run mode	4.5	4.2	4.1	4.0	3.8	3.8	4.5	
Lauromon	Stop mode	Regulator in low-power mode	8.2	7.0	6.4	6.0	5.7	5.5	9.0	μs
t _{WUSTANDBY} (1)	Wakeup from Standby mode	LSI and IWDG OFF	72.8	63.4	59.2	56.1	53.1	51.3	103	
t _{WUSLEEP}	Wakeup from Sleep mode				6	3			-	CPU clock cycles

^{1.} Data based on characterization results, not tested in production.

477

6.3.7 External clock source characteristics

High-speed external user clock generated from an external source


In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 14*.

Table 39. High-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency ⁽¹⁾		1	8	32	MHz
V _{HSEH}			0.7V _{DD}	-	V_{DD}	V
V _{HSEL}	SC_IN input pin low level voltage		V_{SS}	ı	0.3V _{DD}	٧
$t_{w(\text{HSEH})}$ $t_{w(\text{HSEL})}$	OSC_IN high or low time ⁽¹⁾			i	-	ns
t _{r(HSE)}	OSC_IN rise or fall time ⁽¹⁾		-	-	20	115

^{1.} Guaranteed by design, not tested in production.

Figure 14. High-speed external clock source AC timing diagram



Low-speed external user clock generated from an external source


In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 15*

Table 40. Low-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User External clock source frequency ⁽¹⁾		-	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}	-	V_{DD}	V
V _{LSEL}	OSC32_IN input pin low level voltage	-	V _{SS}	-	0.3V _{DD}	V
$\begin{matrix} t_{w(LSEH)} \\ t_{w(LSEL)} \end{matrix}$	OSC32_IN high or low time ⁽¹⁾		450	-	-	ns
$\begin{array}{c} t_{r(\text{LSE})} \\ t_{f(\text{LSE})} \end{array}$	OSC32_IN rise or fall time ⁽¹⁾		-	-	50	110

^{1.} Guaranteed by design, not tested in production.

Figure 15. Low-speed external clock source AC timing diagram



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 41*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
f _{OSC_IN}	Oscillator frequency	-	4	8	32	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
		During startup ⁽³⁾	-	-	8.5	
	HSE current consumption	V _{DD} =3.3 V, Rm= 30Ω, CL=10 pF@8 MHz	-	0.4	-	
		V _{DD} =3.3 V, Rm= 45Ω, CL=10 pF@8 MHz	-	0.5	-	
I _{DD}		V _{DD} =3.3 V, Rm= 30Ω, CL= 5 pF@32 MHz	-	0.8	-	mA
		V _{DD} =3.3 V, Rm= 30Ω, CL=10 pF@32 MHz	-	1	-	
		V _{DD} =3.3 V, Rm= 30Ω, CL=20 pF@32 MHz	-	1.5	-	
9 _m	Oscillator transconductance	Startup	10	-	-	mA/V
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	2	-	ms

Table 41. HSE oscillator characteristics

^{1.} Resonator characteristics given by the crystal/ceramic resonator manufacturer.

^{2.} Guaranteed by design, not tested in production.

^{3.} This consumption level occurs during the first 2/3 of the $t_{\mbox{\scriptsize SU(HSE)}}$ startup time.

^{4.} t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (Typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 16*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 16. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.



Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 42*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 42.	LSE	oscillator	characteristics	(f. cr =	32.768 kHz)
I abic TL.		OSCIIIALOI	Cital actoristics	(III 6E -	32.7 UU KI 127

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
	LSE current consumption	LSEDRV[1:0]=00 lower driving capability	-	0.5	0.9	
I _{DD}		LSEDRV[1:0]=01 medium low driving capability	-	-	1	μA
		LSEDRV[1:0]=10 medium high driving capability	-	-	1.3	μΛ
		LSEDRV[1:0]=11 higher driving capability	-	-	1.6	
		LSEDRV[1:0]=00 lower driving capability	5	-	-	
g .	Oscillator transconductance	LSEDRV[1:0]=01 medium low driving capability	8	-	-	μΑ/V
9 _m		LSEDRV[1:0]=10 medium high driving capability	15	-	-	μΑνν
		LSEDRV[1:0]=11 higher driving capability	25	-	-	
t _{SU(LSE)} (3)	Startup time	V _{DD} is stabilized	-	2	-	s

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

^{2.} Guaranteed by design, not tested in production.

^{3.} t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer.




Figure 17. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.



6.3.8 Internal clock source characteristics

The parameters given in *Table 43* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 23*.


High-speed internal (HSI) RC oscillator

Table 43. HSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency	-	-	8	-	MHz
TRIM	HSI user trimming step	-	-	-	1 ⁽²⁾	%
DuCy _(HSI)	Duty cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	%
	Accuracy of the HSI oscillator	T _A = -40 to 105°C	-2.8 ⁽³⁾	-	3.8 ⁽³⁾	
		T _A = -10 to 85°C	-1.9 ⁽³⁾	-	2.3 ⁽³⁾	
ACC _{HSI}		T _A = 0 to 85°C	-1.9 ⁽³⁾	-	2 ⁽³⁾	%
		T _A = 0 to 70°C	-1.3 ⁽³⁾	-	2 ⁽³⁾	
		T _A = 0 to 55°C	-1 ⁽³⁾	-	2 ⁽³⁾	
		$T_A = 25^{\circ}C^{(4)}$	-1	-	1	
t _{su(HSI)}	HSI oscillator startup time	-	1 ⁽²⁾	-	2 ⁽²⁾	μs
I _{DDA(HSI)}	HSI oscillator power consumption	-	-	80	100 ⁽²⁾	μА

- 1. V_{DDA} = 3.3 V, T_{A} = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.
- 4. Factory calibrated, parts not soldered.

Figure 18. HSI oscillator accuracy characterization results for soldered parts



Low-speed internal (LSI) RC oscillator

Table 44. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI}	Frequency	30	40	50	kHz
t _{su(LSI)} ⁽²⁾	LSI oscillator startup time	-	-	85	μs
I _{DD(LSI)} ⁽²⁾	LSI oscillator power consumption	-	0.75	1.2	μΑ

^{1.} V_{DDA} = 3.3 V, T_{A} = -40 to 105 °C unless otherwise specified.

6.3.9 PLL characteristics

The parameters given in *Table 45* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 23*.

Table 45. PLL characteristics

Symbol	Parameter -		Unit		
Symbol	Farameter	Min	Тур	Max	Onit
f	PLL input clock ⁽¹⁾	1 ⁽²⁾	-	24 ⁽²⁾	MHz
f _{PLL_IN}	PLL input clock duty cycle	40 ⁽²⁾	-	60 ⁽²⁾	%
f _{PLL_OUT}	PLL multiplier output clock	16 ⁽²⁾	-	72	MHz
t _{LOCK}	PLL lock time	-	-	200 ⁽²⁾	μs
Jitter	Cycle-to-cycle jitter	-	-	300 ⁽²⁾	ps

Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT}.



^{2.} Guaranteed by design, not tested in production.

^{2.} Guaranteed by design, not tested in production.

6.3.10 Memory characteristics

Flash memory

The characteristics are given at T_A = -40 to 105 $^{\circ}C$ unless otherwise specified.

Table 46. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
t _{prog}	16-bit programming time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	40	53.5	60	μs
t _{ERASE}	Page (2 KB) erase time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	20	-	40	ms
t _{ME}	Mass erase time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	20	-	40	ms
	Supply current	Write mode	-	-	10	mA
IDD	Зирріу сипепі	Erase mode	-	-	12	mA

^{1.} Guaranteed by design, not tested in production.

Table 47. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Value	Unit	
Symbol		Conditions	Min ⁽¹⁾	Oilit	
N _{END}	Endurance	$T_A = -40$ to +85 °C (6 suffix versions) $T_A = -40$ to +105 °C (7 suffix versions)	10	kcycles	
		1 kcycle ⁽²⁾ at T _A = 85 °C	30		
t _{RET}	Data retention	1 kcycle ⁽²⁾ at T _A = 105 °C	10	Years	
		10 kcycles ⁽²⁾ at T _A = 55 °C	20		

^{1.} Data based on characterization results, not tested in production.

^{2.} Cycling performed over the whole temperature range.

6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 48*. They are based on the EMS levels and classes defined in application note AN1709.

Level/ **Symbol Parameter Conditions** Class $V_{DD} = 3.3 \text{ V, LQFP64, } T_A = +25^{\circ}\text{C,}$ Voltage limits to be applied on any I/O pin to V_{FESD} f_{HCLK} = 72 MHz 2B induce a functional disturbance conforms to IEC 61000-4-2 $V_{DD} = 3.3 \text{ V, LQFP64, T}_{A} = +25^{\circ}\text{C,}$ Fast transient voltage burst limits to be f_{HCLK} = 72 MHz $\mathsf{V}_{\mathsf{EFTB}}$ applied through 100 pF on V_{DD} and V_{SS} 4A pins to induce a functional disturbance conforms to IEC 61000-4-4

Table 48. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

577

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored	Max vs. [f _{HSE} /f _{HCLK}]	Unit
Cymbol		frequency band	8/72 MHz	Oille	
	I OFP64 nackage	V _{DD} = 3.3 V, T _A = 25 °C, LQFP64 package	0.1 to 30 MHz	5	
6			30 to 130 MHz	6	dΒμV
S _{EMI} Peak level	compliant with IEC 61967-2	130 MHz to 1GHz	28		
		01301-2	SAE EMI Level	4	-

Table 49. EMI characteristics

6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 50. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Packages	Class	Maximum value ⁽¹⁾	Unit
	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to JESD22-A114	All	2	2000	٧
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESD STM5.3.1	LQFP64, WLCSP49	C3	250	<
, ,	(Gharge device model)	TO ANOTHER STIME.S. I	All other	C4	500	

^{1.} Data based on characterization results, not tested in production.



Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 51. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	2 level A

6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \,\mu\text{A}/+0 \,\mu\text{A}$ range), or other functional failure (for example reset occurrence or oscillator frequency deviation).

The test results are given in Table 52

Table 52. I/O current injection susceptibility

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0	-0	NA	
	Injected current on PC0 pin (TTa pin)	-0	+5	
I _{INJ}	Injected current PC0, PC1, PC2, PC3, PA0, PA1, PA2, PA3, PA4, PA6, PA7, PC4, PB0, PB10, PB11, PB13 with induced leakage current on other pins from this group less than -100 μ A or more than +100 μ A	-5	+5	mA
	Injected current on any other TT, FT and FTf pins	-5	NA	
	Injected current on all other TC, TTa and RESET pins	-5	+5	

Note:

It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.



6.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 53* are derived from tests performed under the conditions summarized in *Table 23*. All I/Os are CMOS and TTL compliant.

Table 53. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		TTa and TT I/O	-	-	0.3 V _{DD} + 0.07 ⁽¹⁾	
		FT and FTf I/O	-	-	0.475 V _{DD} -0.2 ⁽¹⁾	
V_{IL}	Low level input	BOOT0 I/O	-	-	0.3 V _{DD} – 0.3 ⁽¹⁾	V
▼IL	voltage	All I/Os except BOOT0	-	-	0.3 V _{DD} ⁽²⁾	·
		TTa and TT I/O	0.445 V _{DD} +0.398 ⁽¹⁾	-	-	
		FT and FTf I/O	0.5 V _{DD} +0.2 ⁽¹⁾	-	-	
V_{IH}	High level input	воото	0.2 V _{DD} +0.95 ⁽¹⁾	-	-	V
¥IH	voltage	All I/Os except BOOT0	0.7 V _{DD} ⁽²⁾	-	-	·
		TC and TTa I/O	-	200 (1)	-	
V_{hys}	Schmitt trigger hysteresis	FT and FTf I/O	-	100 (1)	-	mV
		воото	-	300 ⁽¹⁾	-	
		TC, FT and FTf I/O TTa I/O in digital mode $V_{SS} \le V_{IN} \le V_{DD}$	-	-	±0.1	
	Input leakage	TTa I/O in digital mode $V_{DD} \le V_{IN} \le V_{DDA}$	-	-	1	
l _{lkg}	current (3)	TTa I/O in analog mode $V_{SS} \le V_{IN} \le V_{DDA}$	-	-	±0.2	μΑ
		FT and FTf I/O ⁽⁴⁾ V _{DD} ≤ V _{IN} ≤ 5 V	-	-	10	
R _{PU}	Weak pull-up equivalent resistor ⁽⁵⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	$V_{IN} = V_{DD}$	25	40	55	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

^{1.} Data based on design simulation

Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimum (~10% order).



^{2.} Tested in production.

^{3.} Leakage could be higher than the maximum value. if negative current is injected on adjacent pins. Refer to *Table 52: I/O* current injection susceptibility.

^{4.} To sustain a voltage higher than V_{DD} +0.3 V, the internal pull-up/pull-down resistors must be disabled.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 19* and *Figure 20* for standard I/Os.







Figure 19. TC and TTa I/O input characteristics - CMOS port







577




Figure 22. Five volt tolerant (FT and FTf) I/O input characteristics - TTL port

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum Run consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 21*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 21*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 54* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*. All I/Os (FT, TTa and TC unless otherwise specified) are CMOS and TTL compliant.

Table 34. Output Voltage characteristics								
Symbol	Parameter	Conditions	Min	Max	Unit			
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	CMOS port ⁽²⁾	-	0.4				
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I _{IO} = +8 mA 2.7 V < V _{DD} < 3.6 V	V _{DD} -0.4	-				
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	TTL port ⁽²⁾	-	0.4				
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I _{IO} = +8 mA 2.7 V < V _{DD} < 3.6 V	2.4	-				
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I _{IO} = +20 mA	-	1.3	V			
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	2.7 V < V _{DD} < 3.6 V	V _{DD} -1.3	-				
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I _{IO} = +6 mA	-	0.4				
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	2 V < V _{DD} < 2.7 V	V _{DD} -0.4	-				
V _{OLFM+} (1)(4)	Output low level voltage for an FTf I/O pin in FM+ mode	I _{IO} = +20 mA 2.7 V < V _{DD} < 3.6 V	-	0.4				

Table 54. Output voltage characteristics

4. Data based on design simulation.

The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 21* and the sum of I_{IO} (I/O ports and control pins) must not exceed ΣI_{IO(PIN)}.

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in *Table 21* and the sum of I_{IO} (I/O ports and control pins) must not exceed ΣI_{IO(PIN)}.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 23* and *Table 55*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*.

Table 55. I/O AC characteristics⁽¹⁾

OSPEEDRy [1:0] value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max	Unit
	f _{max(IO)out}	Maximum frequency ⁽²⁾	C _L = 50 pF, V _{DD} = 2 V to 3.6 V	_	2 ⁽³⁾	MHz
x0	t _{f(IO)out}	Output high to low level fall time	C _L = 50 pF, V _{DD} = 2 V to 3.6 V	-	125 ⁽³⁾	ns
	t _{r(IO)out}	Output low to high level rise time	-C _L = 30 pr, ν _{DD} = 2 v to 3.6 v	-	125 ⁽³⁾	115
	f _{max(IO)out}	Maximum frequency ⁽²⁾	C _L = 50 pF, V _{DD} = 2 V to 3.6 V	-	10 ⁽³⁾	MHz
01	t _{f(IO)out}	Output high to low level fall time	C _I = 50 pF, V _{DD} = 2 V to 3.6 V	-	25 ⁽³⁾	20
	t _{r(IO)out}	Output low to high level rise time	-C _L = 50 pr, v _{DD} = 2 v to 3.6 v	-	25 ⁽³⁾	ns
			$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	50 ⁽³⁾	MHz
	f _{max(IO)out}	Maximum frequency ⁽²⁾	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	30 ⁽³⁾	MHz
			C _L = 50 pF, V _{DD} = 2 V to 2.7 V	-	20 ⁽³⁾	MHz
			$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	5 ⁽³⁾	
11	t _{f(IO)out}	Output high to low level fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	8 ⁽³⁾	
			C _L = 50 pF, V _{DD} = 2 V to 2.7 V	-	12 ⁽³⁾	ne
			$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	5 ⁽³⁾	ns
	t _{r(IO)out}	Output low to high level rise time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	8 ⁽³⁾	
			C _L = 50 pF, V _{DD} = 2 V to 2.7 V	-	12 ⁽³⁾	
	f _{max(IO)out}	Maximum frequency ⁽²⁾		-	2 ⁽⁴⁾	MHz
FM+ configuration ⁽⁴⁾	t _{f(IO)out}	Output high to low level fall time	C _L = 50 pF, V _{DD} = 2 V to 3.6 V	-	12 ⁽⁴⁾	
3	t _{r(IO)out}	Output low to high level rise time		-	34 ⁽⁴⁾	ns
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-	10	_'	ns

The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the RM0366 reference manual for a description of GPIO Port configuration register.

^{4.} The I/O speed configuration is bypassed in FM+ I/O mode. Refer to the STM32F301x6 STM32F301x8 reference manual RM0366 for a description of FM+ I/O mode configuration.



^{2.} The maximum frequency is defined in *Figure 23*.

^{3.} Guaranteed by design, not tested in production.




Figure 23. I/O AC characteristics definition

1. See Table 55: I/O AC characteristics.

6.3.15 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 53*).

Unless otherwise specified, the parameters given in $Table\ 56$ are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in $Table\ 23$.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage	-	-	-	0.3V _{DD} + 0.07 ⁽¹⁾	V
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	-	0.445V _{DD} + 0.398 ⁽¹⁾	-	-	V
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ
V _{F(NRST)} ⁽¹⁾	NRST Input filtered pulse	-	-	-	100 ⁽¹⁾	ns
V _{NF(NRST)} ⁽¹⁾	NRST Input not filtered pulse	-	500 ⁽¹⁾	-	-	ns

Table 56. NRST pin characteristics

^{1.} Guaranteed by design, not tested in production.

^{2.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).




Figure 24. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 56. Otherwise the reset will not be taken into account by the device.

6.3.16 Timer characteristics

The parameters given in *Table 57* are guaranteed by design.

Refer to Section 6.3.14: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Max	Unit
		-	1	-	t _{TIMxCLK}
t _{res(TIM)}	Timer resolution time	f _{TIMxCLK} = 72 MHz	13.9	-	ns
,		f _{TIMxCLK} = 144 MHz, x = 1, 15,16, 17	6.95	-	ns
f _{EXT}	Timer external clock	-	0	f _{TIMxCLK} /2	MHz
'EXI	frequency on CH1 to CH4	f _{TIMxCLK} = 72 MHz	0	36	MHz
Res _{TIM}	Timer resolution	TIMx (except TIM2)	-	16	bit
I KOSTIM	Timer resolution	TIM2	-	32	Dit
	16-bit counter clock period	-	1	65536	t _{TIMxCLK}
t _{COUNTER}		f _{TIMxCLK} = 72 MHz	0.0139	910	μs
	·	f _{TIMxCLK} = 144 MHz, x= 1/15/16/17	0.0069	455	μs
		-	-	65536 × 65536	t _{TIMxCLK}
t _{MAX_COUNT}	Maximum possible count	f _{TIMxCLK} = 72 MHz	-	59.65	S
	with 32-bit counter	f _{TIMxCLK} = 144 MHz, x= 1/15/16/17	-	29.825	s

Table 57. TIMx⁽¹⁾⁽²⁾ characteristics

- 1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM15, TIM16 and TIM17 timers.
- 2. Guaranteed by design, not tested in production.

Table 58. IWDG min/max timeout period at 40 kHz (LSI) (1)

Prescaler divider	PR[2:0] bits	Min timeout (ms) RL[11:0]= 0x000	Max timeout (ms) RL[11:0]= 0xFFF
/4	0	0.1	409.6
/8	1	0.2	819.2
/16	2	0.4	1638.4
/32	3	0.8	3276.8
/64	4	1.6	6553.6
/128	5	3.2	13107.2
/256	7	6.4	26214.4

These timings are given for a 40 kHz clock but the microcontroller internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Table 59. WWDG min-max timeout value @72 MHz (PCLK)⁽¹⁾

Prescaler	WDGTB	Min timeout value	Max timeout value
1	0	0.05687	3.6409
2	1	0.1137	7.2817
4	2	0.2275	14.564
8	3	0.4551	29.127

^{1.} Guaranteed by design, not tested in production.



6.3.17 Communications interfaces

I²C interface characteristics

The I2C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to Reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 60. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

- 1. Guaranteed by design, not tested in production.
- 2. Spikes with widths below $t_{AF(min)}$ are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered

SPI/I²S characteristics

Unless otherwise specified, the parameters given in *Table 61* for SPI or in *Table 62* for I^2S are derived from tests performed under ambient temperature, f_{PCLKX} frequency and V_{DD} supply voltage conditions summarized in *Table 23*.

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I²S).

Table 61. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK}	CDI algely fraguency	Master mode	-	-	18	MHz
1/t _{c(SCK)}	SPI clock frequency	Slave mode	-	-	18	IVIIIZ
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpcl k	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpcl k	-	-	
t _{w(SCKH)}	SCK high and low time	Master mode, f _{PCLK} = 36 MHz, presc = 4	Tpclk- 2	Tpclk	Tpclk+	
t _{su(MI)}	Data input setup time	Master mode	0	-	-	
t _{su(SI)}		Slave mode	1	-	-	
t _{h(MI)}	Data is set bald time	Master mode	6.5	-	-	
t _{h(SI)}	- Data input hold time	Slave mode	2.5	-	-	ns
t _{a(SO)}	Data output access time	Slave mode	8	-	40	
t _{dis(SO)}	Data output disable time	Slave mode	8	-	14	
t _{v(SO)}	Data output valid time	Slave mode	-	12	27	
t _{v(MO)}		Master mode	-	1.5	4	
t _{h(SO)}	Data output hold time	Slave mode	7.5	-	-	
t _{h(MO)}	Data output noid time	Master mode	0	-	-	

^{1.} Data based on characterization results, not tested in production.






Figure 25. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.




Figure 27. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.

Table 62. I2S characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S Main clock output	-	256 x 8K	256xFs ⁽²⁾	MHz
f	I2S clock frequency	Master data: 32 bits	-	64xFs	MHz
f _{CK}		Slave data: 32 bits	-	64xFs	IVITZ
D _{CK}	I2S clock frequency duty cycle	Slave receiver	30	70	%



Table 62. I2S characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
t _{v(WS)}	WS valid time	Master mode	-	20	
t _{h(WS)}	WS hold time	Master mode	2	-	
t _{su(WS)}	WS setup time	Slave mode	0	-	
t _{h(WS)}	WS hold time	Slave mode	4	-	
t _{su(SD_MR)}	Data input actus time	Master receiver	1	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	1	-	
t _{h(SD_MR)}	Data innut hald time	Master receiver	8	-	ns
t _{h(SD_SR)}	Data input hold time	Slave receiver	2.5	-	
t _{v(SD_ST)}		Slave transmitter (after enable edge)	-	50	
t _{v(SD_MT)}	Data output valid time	Master transmitter (after enable edge)	-	22	
t _{h(SD_ST)}		Slave transmitter (after enable edge)	8	-	
t _{h(SD_MT)}	Data output hold time	Master transmitter (after enable edge)	1	-	

^{1.} Data based on characterization results, not tested in production.

Note:

Refer to RM0366 Reference Manual I2S Section for more details about the sampling frequency (Fs), fMCK, fCK, DCK values reflect only the digital peripheral behavior, source clock precision might slightly change the values DCK depends mainly on ODD bit value. Digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max (I2SDIV+ODD)/(2*I2SDIV+ODD) and Fs max supported for each mode/condition.



^{2. 256}xFs maximum is 36 MHz (APB1 Maximum frequency)




Figure 28. I²S slave timing diagram (Philips protocol)⁽¹⁾

- 1. Measurement points are done at $0.5V_{DD}$ and with external C_L =30 pF.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 29. I²S master timing diagram (Philips protocol)⁽¹⁾

- 1. Measurement points are done at $0.5V_{DD}$ and with external C_L =30 pF.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

5/

6.3.18 ADC characteristics

Unless otherwise specified, the parameters given in *Table 63* to *Table 65* are guaranteed by design, with conditions summarized in *Table 23*.

Table 63. ADC characteristics

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Land ADC current consumption (see Figure 30) Single-ended mode, 1 MSPS - 214.7 322.3 322.3 Single-ended mode, 200 KSPS - 54.7 81.1 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3 322.3	V_{DDA}		-	2	-	3.6	V
Internal trigger frequency Fast Channel Resolution = 12 bits, Fast Channel Resolution = 6 bits, Fast Channel Resolution = 12 bits, Fast Channel Resolution = 6 bits, Fast Channel Resolution = 12 bits Resolution = 12 bits Fast Channel Fance = 72 MHz Resolution = 12 bits Fast Channel Fance = 72 MHz Fast Channel				-	1011.3	1172.0	
ADC current consumption (see Figure 30) Differential mode, 5 MSPS - 1061.5 1243.6				-	214.7	322.3	
Differential mode, 1 MSPS - 246.6 337.6		ADC current consumption	Single-ended mode, 200 KSPS	-	54.7	81.1	^
1 MSPS - 240.6 337.6	IDDA	(see Figure 30)		-	1061.5	1243.6	μΑ
$f_{ADC} ADC \ clock \ frequency \qquad - \qquad 0.14 \qquad - \qquad 72 \qquad \text{MHz} \\ \hline f_{S}^{(1)} Sampling \ rate \qquad \frac{\text{Resolution} = 12 \ bits, }{\text{Fast Channel}} 0.01 \qquad - \qquad 5.14 \\ \hline Resolution = 10 \ bits, }{\text{Fast Channel}} 0.012 \qquad - \qquad 6 \\ \hline Resolution = 8 \ bits, }{\text{Fast Channel}} 0.014 \qquad - \qquad 7.2 \\ \hline Resolution = 8 \ bits, }{\text{Fast Channel}} 0.014 \qquad - \qquad 7.2 \\ \hline Resolution = 6 \ bits, }{\text{Fast Channel}} 0.0175 \qquad - \qquad 9 \\ \hline f_{ADC} = 72 \ \text{MHz} \\ \hline Resolution = 12 \ bits \qquad - \qquad - \qquad 14 \qquad 1/f_{ADC} \\ \hline V_{AIN} Conversion \ voltage \ range \qquad - \qquad 0 \qquad - \qquad V_{DDA} \qquad V \\ \hline R_{AIN}^{(1)} External \ input \ impedance \qquad - \qquad - \qquad - \qquad 100 \qquad k\Omega \\ \hline C_{ADC}^{(1)} Internal \ sample \ and \ hold \ capacitor \qquad - \qquad - \qquad 5 \qquad - \qquad pF \\ \hline t_{CAL}^{(1)} Calibration \ time \qquad - \qquad 1.56 \qquad \mus \\ \hline Trigger \ conversion \ latency \ Regular \ and \ injected \ channels \ without \ conversion \ abort \qquad - \qquad - \qquad 2 \qquad 1/f_{ADC} \\ \hline CKMODE = 01 \qquad - \qquad - \qquad 2 \qquad 2.55 \qquad 1/f_{ADC} \\ \hline CKMODE = 10 \qquad - \qquad - \qquad 2.25 \qquad 1/f_{ADC} \\ \hline CKMODE = 10 \qquad - \qquad - \qquad - \qquad 2.25 \qquad 1/f_{ADC} \\ \hline CKMODE = 10 \qquad - \qquad - \qquad - \qquad 2.25 \qquad 1/f_{ADC} \\ \hline CKMODE = 10 \qquad - \qquad $				-	246.6	337.6	
$f_{S}^{(1)} = \begin{cases} F_{S}^{(1)} & F_{S}^{(1)} $				-	56.4	83.0	
$f_{S}^{(1)} \ \ Sampling rate \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	f _{ADC}	ADC clock frequency	-	0.14	-	72	MHz
$f_{S}^{(1)} \text{Sampling rate} \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Sampling rate		0.01	-	5.14	
$f_{TRIG}^{(1)} = \frac{1}{2} \frac{f_{ADC}}{f_{ADC}^{(1)}} = \frac{1}{2} f$	£ (1)			0.012	-	6	Mene
$f_{TRIG}^{(1)} = \frac{f_{ADC} = 72 \text{ MHz}}{f_{ADC}} = \frac{f_{ADC} = 72 \text{ MHz}}{Resolution} = \frac{12 \text{ bits}}{12 \text{ bits}} = \frac{14 \text{ Iff}_{ADC}}{14 \text{ MHz}}$ $V_{AIN} = \frac{V_{AIN} = 12 \text{ bits}}{Resolution} = \frac{12 \text{ bits}}{12 \text{ bits}} = \frac{14 \text{ Iff}_{ADC}}{14 \text{ Iff}_{ADC}} = 14 \text{ Iff$	IS` ′			0.014	-	7.2	IVISPS
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				0.0175	-	9	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	f _{TRIG} ⁽¹⁾	External trigger frequency		-	-	5.14	MHz
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			Resolution = 12 bits	-	-	14	1/f _{ADC}
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{AIN}	Conversion voltage range	-	0	-	V_{DDA}	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	R _{AIN} ⁽¹⁾	External input impedance	-	-	-	100	kΩ
t _{latr} (1) Calibration time - 112 $1/f_{ADC}$ Trigger conversion latency Regular and injected channels without conversion abort - 112 $1/f_{ADC}$ CKMODE = 00 1.5 2 2.5 $1/f_{ADC}$ CKMODE = 01 - 2 $1/f_{ADC}$	C _{ADC} ⁽¹⁾		-	-	5	-	pF
$t_{latr}^{(1)} \begin{tabular}{ll} \hline & Trigger conversion latency Regular and injected channels without conversion abort \\ \hline & Trigger conversion latency Regular and injected channels without conversion abort \\ \hline & CKMODE = 00 \\ \hline & CKMODE = 01 \\ \hline & CKMODE = 10	+ (1)	Calibration time	f _{ADC} = 72 MHz		1.56		μs
Trigger conversion latency Regular and injected channels without conversion abort	'CAL`'	Cambradion time	-		112		1/f _{ADC}
Regular and injected channels without conversion abort CKMODE = 01 - 2 1/f _{ADC} CKMODE = 01 - 2 1/f _{ADC}		Trigger conversion latency	CKMODE = 00	1.5	2	2.5	1/f _{ADC}
channels without conversion CKMODE = 10 - 2.25 1/f _{ADC}	4 (1)		CKMODE = 01	-	-	2	1/f _{ADC}
CKMODE = 11 2.125 1/f _{ADC}	t _{latr} (')	channels without conversion	CKMODE = 10	-	-	2.25	1/f _{ADC}
		abuit	CKMODE = 11	-	-	2.125	1/f _{ADC}

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
		CKMODE = 00	2.5	3	3.5	1/f _{ADC}			
t _{latrinj} (1)	Trigger conversion latency Injected channels aborting a	CKMODE = 01	-	-	3	1/f _{ADC}			
	regular conversion	CKMODE = 10	-	-	3.25	1/f _{ADC}			
		CKMODE = 11	-	-	3.125	1/f _{ADC}			
ts ⁽¹⁾	Sampling time	f _{ADC} = 72 MHz	0.021	-	8.35	μs			
is.		-	1.5	-	601.5	1/f _{ADC}			
TADCVREG _STUP ⁽¹⁾	ADC Voltage Regulator Start-up time	-	-	-	10	μs			
t _{CONV} ⁽¹⁾	Total conversion time (including sampling time)	f _{ADC} = 72 MHz Resolution = 12 bits	0.19	-	8.52	μs			
		Resolution = 12 bits	14 to 614 (t _S for sampling + 12.5 for successive approximation)		1/f _{ADC}				

Table 63. ADC characteristics (continued)

Figure 30 illustrates the ADC current consumption as per the clock frequency in singleended and differential modes.




Figure 30. ADC typical current consumption in single-ended and differential modes

DocID025146 Rev 5 100/134

^{1.} Data guaranteed by design.

Table 64. Maximum ADC R_{AIN} ⁽¹⁾

	Sampling	Sampling		R_{AIN} max (k Ω)	
Resolution	cycle @ 72 MHz	time [ns] @ 72 MHz	Fast channels ⁽²⁾	Slow channels	Other channels ⁽³⁾
	1.5	20.83	0.018	NA	NA
	2.5	34.72	0.150	NA	0.022
	4.5	62.50	0.470	0.220	0.180
12 bits	7.5	104.17	0.820	0.560	0.470
12 bits	19.5	270.83	2.70	1.80	1.50
	61.5	854.17	8.20	6.80	4.70
	181.5	2520.83	22.0	18.0	15.0
	601.5	8354.17	82.0	68.0	47.0
	1.5	20.83	0.082	NA	NA
	2.5	34.72	0.270	0.082	0.100
	4.5	62.50	0.560	0.390	0.330
40.1.7	7.5	104.17	1.20	0.82	0.68
10 bits	19.5	270.83	3.30	2.70	2.20
	61.5	854.17	10.0	8.2	6.8
	181.5	2520.83	33.0	27.0	22.0
	601.5	8354.17	100.0	82.0	68.0
	1.5	20.83	0.150	NA	0.039
	2.5	34.72	0.390	0.180	0.180
	4.5	62.50	0.820	0.560	0.470
0.1-71	7.5	104.17	1.50	1.20	1.00
8 bits	19.5	270.83	3.90	3.30	2.70
	61.5	854.17	12.00	12.00	8.20
	181.5	2520.83	39.00	33.00	27.00
	601.5	8354.17	100.00	100.00	82.00
	1.5	20.83	0.270	0.100	0.150
	2.5	34.72	0.560	0.390	0.330
	4.5	62.50	1.200	0.820	0.820
0.1."	7.5	104.17	2.20	1.80	1.50
6 bits	19.5	270.83	5.60	4.70	3.90
	61.5	854.17	18.0	15.0	12.0
	181.5	2520.83	56.0	47.0	39.0
	601.5	8354.17	100.00	100.0	100.0

^{1.} Data based on characterization results, not tested in production.

^{2.} All fast channels, expect channel on PA6.



3. Channel available on PA6.

Table 65. ADC accuracy - limited test conditions⁽¹⁾⁽²⁾

Symbol	Parameter	C	Conditions					Unit
			Cinalo andad	Fast channel 5.1 Ms	-	±4	±4.5	
ET	Total unadjusted		Single ended	Slow channel 4.8 Ms	-	±5.5	±6	
_ = i	error		Differential	Fast channel 5.1 Ms	-	±3.5	±4	
			Differential -	Slow channel 4.8 Ms	-	±3.5	±4	
			Single ended	Fast channel 5.1 Ms	-	±2	±2	
EO	Officet cover	Single ended	Slow channel 4.8 Ms	-	±1.5	±2		
	Offset error		Differential	Fast channel 5.1 Ms	-	±1.5	±2	
			Dillerential	Slow channel 4.8 Ms	-	±1.5	±2	
			Cinalo ondod	Fast channel 5.1 Ms	-	±3	±4	
EG	Gain error		Single ended	Slow channel 4.8 Ms	-	±5	±5.5	LSB
EG	Gain end	Differential	Fast channel 5.1 Ms	-	±3	±3	LSB	
			Differential	Slow channel 4.8 Ms	-	±3	±3.5	1
		ADC clock freq. ≤ 72 MHz	Single ended	Fast channel 5.1 Ms	-	±1	±1	
ED	Differential linearity error	Differential Sampling freq. ≤ 5 Msps	Single ended	Slow channel 4.8 Ms	-	±1	±1	
ED		error $V_{DDA} = 3.3 V$	Differential	Fast channel 5.1 Ms	-	±1	±1	
		25°C	Dillerential	Slow channel 4.8 Ms	-	±1	±1	
			Single ended	Fast channel 5.1 Ms	-	±1.5	±2	
EL	Integral		Single ended	Slow channel 4.8 Ms	-	±2	±3	1
	linearity error		Differential	Fast channel 5.1 Ms	-	±1.5	±1.5	
			Dillerential	Slow channel 4.8 Ms	-	±1.5	±2	
			Cinalo ondod	Fast channel 5.1 Ms	10.8	10.8	-	
ENOB	Effective number of		Single ended	Slow channel 4.8 Ms	10.8	10.8	-	hit
(4)	bits		Differential	Fast channel 5.1 Ms	11.2	11.3	-	bit
			Differential	Slow channel 4.8 Ms	11.2	11.3	-	
	Ciamal t-		Cinalo anded	Fast channel 5.1 Ms	66	67	-	
SINAD	Signal-to- noise and		Single ended -	Slow channel 4.8 Ms	66	67	-	40
(4)	distortion	distortion		Fast channel 5.1 Ms	69	70	-	dB
	ratio		Differential	Slow channel 4.8 Ms	69	70	-	



Table 65. ADC accuracy - limited test conditions⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	C	Min (3)	Тур	Max (3)	Unit		
SNR ⁽⁴⁾			Cingle anded	Fast channel 5.1 Ms	66	67	-	
	Signal-to-		Single ended	Slow channel 4.8 Ms	66	67	-	
	noise ratio	ADC clock freq. ≤ 72 MHz Sampling freq ≤ 5 Msps	Differential	Fast channel 5.1 Ms	69	70	-	
				Slow channel 4.8 Ms	69	70	-	dB
		armonic	Circula and ad	Fast channel 5.1 Ms	-	-80	-80	uБ
THD ⁽⁴⁾	Total		Single ended	Slow channel 4.8 Ms	-	-78	-77	
THD(·)	distortion		Differential	Fast channel 5.1 Ms	-	-83	-82	
				Slow channel 4.8 Ms	-	-81	-80	


^{1.} ADC DC accuracy values are measured after internal calibration.

- 3. Data based on characterization results, not tested in production.
- 4. Value measured with a -0.5dB Full Scale 50kHz sine wave input signal.

^{2.} ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.14 does not affect the ADC accuracy.

Table 66. ADC accuracy (1)(2)(3)

Symbol	Parameter	(Conditions		Min ⁽⁴⁾	Max (4)	Unit
			Oir ala andad	Fast channel 5.1 Ms	-	±6.5	
ЕТ	Total		Single ended	Slow channel 4.8 Ms	-	±6.5	
ET	unadjusted error		Differential	Fast channel 5.1 Ms	-	±4	
			Differential	Slow channel 4.8 Ms	-	±4.5	
			Single ended	Fast channel 5.1 Ms	-	±3	
EO	Offset error		Single ended	Slow channel 4.8 Ms	-	±3	
	Oliset elloi		Differential	Fast channel 5.1 Ms	-	±2.5	
			Differential	Slow channel 4.8 Ms	-	±2.5	
EG Gain error			Single anded	Fast channel 5.1 Ms	-	±6	
	Coin orror		Single ended	Slow channel 4.8 Ms	-	±6	LSB
EG	Gain error	Gain endi	D:fftil	Fast channel 5.1 Ms	-	±3.5	LSB
			Differential	Slow channel 4.8 Ms	-	±4	- - -
			Single anded	Fast channel 5.1 Ms	-	±1.5	
ED	Differential linearity error	linearity Sampling freq. ≤ 5 Msps	Single ended	Slow channel 4.8 Ms	-	±1.5	
ED			Differential	Fast channel 5.1 Ms	-	±1.5	
			Differential	Slow channel 4.8 Ms	-	±1.5	
			Cinale anded	Fast channel 5.1 Ms	-	±3	
	Integral		Single ended -	Slow channel 4.8 Ms	-	±3.5	
EL	linearity error		Differential	Fast channel 5.1 Ms	-	±2	
			Differential	Slow channel 4.8 Ms	-	±2.5	
			Cinale anded	Fast channel 5.1 Ms	10.4	-	
ENOB	Effective		Single ended	Slow channel 4.8 Ms	10.4	-	hito
(5)	number of bits		Differential	Fast channel 5.1 Ms	10.8	-	bits
			Dillerential	Slow channel 4.8 Ms	10.8	-	-
	Cianal ta		Cinale anded	Fast channel 5.1 Ms	64	-	
SINAD	Signal-to- noise and		Single ended	Slow channel 4.8 Ms	63	-	dB
(5)	distortion		Differential	Fast channel 5.1 Ms	67	-	
	ratio		Differential	Slow channel 4.8 Ms	67	-	



				(
Symbol	Parameter	C	Min ⁽⁴⁾	Max (4)	Unit		
		ADC clock freq. ≤ 72 MHz,	Oimede ended	Fast channel 5.1 Ms	64	-	
SNR ⁽⁵⁾	Signal-to-		Single ended	Slow channel 4.8 Ms	64	-	
SNR	noise ratio		Differential	Fast channel 5.1 Ms	67	-	
				Slow channel 4.8 Ms	67	-	dB
		- Sampling freq ≤ 5 Msps, 2 V ≤ V _{DDA} ≤ 3.6 V	0:111	Fast channel 5.1 Ms	-	-75	ub
THD ⁽⁵⁾	Total	DDA	Single ended	Slow channel 4.8 Ms	-	-75	
	distortion	narmonic distortion	Differential	Fast channel 5.1 Ms	-	-79	
			Differential	Slow channel 4.8 Ms	-	-78	1

Table 66. ADC accuracy (1)(2)(3) (continued)

- 1. ADC DC accuracy values are measured after internal calibration.
- 2. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.

 Any positive injection current within the limits specified for I_{INJ(PIN)} and $\Sigma I_{INJ(PIN)}$ in Section 6.3.14 does not affect the ADC accuracy.
- 3. Better performance may be achieved in restricted V_{DDA}, frequency and temperature ranges.
- 4. Data based on characterization results, not tested in production.
- 5. Value measured with a -0.5dB Full Scale 50kHz sine wave input signal.

Table 67. ADC accuracy⁽¹⁾⁽²⁾

Symbol	Parameter	Test condition	ıs	Тур	Max ⁽³⁾	Unit
ET	Total upadjusted error		Fast channel	±2.5	±5	
L'	Total unadjusted error		Slow channel	±3.5	±5	
FO	EO Offset error		Fast channel	±1	±2.5	
EO			Slow channel	±1.5	±2.5	
EG	Cain arror	Sampling Freq ≤ 1MSPS	Fast channel	±2	±3	LSB
EG	Gain error	$2.4 \text{ V} \le \text{V}_{\text{DDA}} = \text{V}_{\text{REF+}} \le 3.6 \text{ V}$	Slow channel	±3	±4	LOD
ED	Differential linearity error	Single-ended mode	Fast channel	±0.7	±2	
	Differential linearity error		Slow channel	±0.7	±2	
EL	Integral linearity error		Fast channel	±1	±3	
			Slow channel	±1.2	±3	

- 1. ADC DC accuracy values are measured after internal calibration.
- 2. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current. Any positive injection current within the limits specified for IINJ(PIN) and ∑IINJ(PIN) in Section 6.3.14: I/O port characteristics does not affect the ADC accuracy.
- 3. Data based on characterization results, not tested in production.







Figure 31. ADC accuracy characteristics

Figure 32. Typical connection diagram using the ADC



- Refer to Table 63 for the values of RAIN-
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 11. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

DocID025146 Rev 5 106/134

6.3.19 DAC electrical specifications

Table 68. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage	DAC output buffer ON	2.4	-	3.6	V
R _{LOAD} ⁽¹⁾	Resistive load	DAC output buffer ON	5	ı	-	kΩ
R _O ⁽¹⁾	Output impedance	DAC output buffer ON	-	ı	15	kΩ
C _{LOAD} ⁽¹⁾	Capacitive load	DAC output buffer ON	-	-	50	pF
V _{DAC_OUT} ⁽¹⁾	Voltage on DAC_OUT output	Corresponds to 12-bit input code (0x0E0) to (0xF1C) at $V_{\rm DDA}$ = 3.6 V and (0x155) and (0xEAB) at $V_{\rm DDA}$ = 2.4 V DAC output buffer ON.	0.2	-	V _{DDA} – 0.2	V
		DAC output buffer OFF	-	0.5	V _{DDA} - 1LSB	mV
I _{DDA} ⁽³⁾	DAC DC current consumption in quiescent mode (Standby mode) ⁽²⁾	With no load, middle code (0x800) on the input.	-	-	380	μΑ
'DDA` '		With no load, worst code (0xF1C) on the input.	-	-	480	μΑ
(2)	Differential non linearity	Given for a 10-bit input code	-	-	±0.5	LSB
DNL ⁽³⁾	Difference between two consecutive code-1LSB)	Given for a 12-bit input code	-	ı	±2	LSB
	Integral non linearity	Given for a 10-bit input code	-	ı	±1	LSB
INL ⁽³⁾	(difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095)	Given for a 12-bit input code	-	-	±4	LSB
		-	-	-	±10	mV
Offset ⁽³⁾	Offset error (difference between measured value at Code (0x800) and the ideal	Given for a 10-bit input code at V _{DDA} = 3.6 V	-	-	±3	LSB
	value = V _{DDA} /2)	Given for a 12-bit input code at V _{DDA} = 3.6 V	-	ı	±12	LSB
Gain error ⁽³⁾	Gain error	Given for a 12-bit input code	-	ı	±0.5	%
t _{SETTLING} (3)	Settling time (full scale: for a 12-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±1LSB	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$	-	3	4	μs
Update rate ⁽³⁾	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$	-	-	1	MS/s



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{WAKEUP} ⁽³⁾	DAC Control register)	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$	-	6.5	10	μs
i Orac	Power supply rejection ratio (to V _{DDA}) (static DC measurement	$C_{LOAD} = 50 \text{ pF},$ No $R_{LOAD} \ge 5 \text{ k}\Omega,$	-	– 67	-40	dB

Table 68. DAC characteristics (continued)

- Guaranteed by design, not tested in production.
- Quiescent mode refers to the state of the DAC a keeping steady value on the output, so no dynamic consumption is involved.
- 3. Data based on characterization results, not tested in production.




Figure 33. 12-bit buffered /non-buffered DAC

The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

6.3.20 **Comparator characteristics**

Table 69. Comparator characteristics⁽¹⁾


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V_{DDA}	Analog supply voltage	-	2	-	3.6	V
V _{IN}	Comparator input voltage range	-	0	-	V_{DDA}	V
V _{BG}	Scaler input voltage	-	-	V _{REFINIT}	-	
V _{SC}	Scaler offset voltage	-	-	±5	±10	mV
t _{S_SC}	V _{REFINT} scaler startup time	V _{REFINT} scaler activation after device power on	-	-	1 ⁽²⁾	s
_	from power down	Next activations	-	-	0.2	ms
t	Comparator startup time	$V_{DDA} \ge 2.7 \text{ V}$	-	-	4	116
t _{START}		V _{DDA} < 2.7 V	-	-	10	μs



Symbol Conditions Min. Unit **Parameter** Тур. Max. Propagation delay for $V_{DDA} \ge 2.7 \text{ V}$ 25 28 200 mV step with 100 mV overdrive $V_{DDA} < 2.7 \ V$ 28 30 t_D ns Propagation delay for full $V_{DDA} \geq 2.7 \ V$ 32 35 range step with 100 mV overdrive $V_{DDA} < 2.7 \ V$ 35 40 $V_{DDA} \geq 2.7 \ V$ ±5 ±10 Comparator offset error mV V_{OFFSET} ±25 $V_{DDA} < 2.7 \ V$ Total offset variation Full temperature range 3 mV TV_{OFFSET} COMP current 400 600 $I_{\text{DD(COMP)}}$ μΑ consumption

Table 69. Comparator characteristics⁽¹⁾ (continued)

^{2.} For more details and conditions, see Figure 34: Maximum VREFINT scaler startup time from power down.



^{1.} Guaranteed by design, not tested in production.

6.3.21 Operational amplifier characteristics

Table 70. Operational amplifier characteristics⁽¹⁾

Symbol	Parameter		Condition	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltag	е	-	2.4	-	3.6	V
CMIR	Common mode input	t range	-	0	-	V_{DDA}	V
	Maximum		25°C, No Load on output.	-	-	4	
M	Input offset voltage	calibration range	All voltage/Temp.	-	-	6	m)/
VI _{OFFSET}	Input offset voltage	After offset	25°C, No Load on output.	1	-	1.6	mV
		calibration	All voltage/Temp.	1	-	3	
ΔVI _{OFFSET}	Input offset voltage d	lrift	-	-	5	-	μV/°C
I _{LOAD}	Drive current		-	-	-	500	μΑ
IDDOPAMP	Consumption		No load, quiescent mode	1	690	1450	μΑ
CMRR	Common mode rejection ratio		-	-	90	-	dB
PSRR	Power supply rejection ratio		DC	73	117	-	dB
GBW	Bandwidth		-	-	8.2	-	MHz
SR	Slew rate		-	-	4.7	-	V/µs
R _{LOAD}	Resistive load		-	4	-	-	kΩ
C _{LOAD}	Capacitive load		-	-	-	50	pF
VOH _{SAT}	High saturation volta	ae.	R _{load} = min, Input at V _{DDA} .	ı	1	100	
VOLISAT	Tilgii Saturation volta	y c	R _{load} = 20K, Input at V _{DDA} .	-	-	20	mV
VOL	Low poturation voltage	10	Rload = min, input at 0V	1	-	100	1110
VOLSAT	VOL _{SAT} Low saturation voltage		Rload = 20K, input at 0V.	-	-	20	
φ m	Phase margin		-	-	62	-	٥
^t offtrim	Offset trim time: during calibration, minimum time needed between two steps to have 1 mV accuracy		-	-	-	2	ms
t _{WAKEUP}	Wake up time from OFF state.		$\begin{split} &C_{LOAD} \leq 50 \text{ pf,} \\ &R_{LOAD} \geq 4 \text{ k}\Omega, \\ &\text{Follower} \\ &\text{configuration} \end{split}$	-	2.8	5	μs
t _{S_OPAM_} VOUT	ADC sampling time v	PAMP output	400	-	-	ns	



Table 70. Operational amplifier characteristics⁽¹⁾ (continued)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
			-	2	-	
DOAi-	Nan investiga anin valva		-	4	-	
PGA gain	Non inverting gain value	-	-	8	-	-
			-	16	-	
		Gain=2	-	5.4/5.4	-	
Б	R2/R1 internal resistance values in	Gain=4	-	16.2/5.4	-	l-O
R _{network}	PGA mode ⁽²⁾	Gain=8	-	37.8/5.4	-	kΩ
		Gain=16	-	40.5/2.7	-	
PGA gain error	PGA gain error	-	-1%	-	1%	%
I _{bias}	OPAMP input bias current	-	-	-	±0.2 ⁽³⁾	μΑ
		PGA Gain = 2, Cload = 50pF, Rload = 4 $K\Omega$	-	4	-	
DOA DW	PGA bandwidth for different non inverting gain	PGA Gain = 4, Cload = 50pF, Rload = 4 $K\Omega$	-	2	-	MHz
PGA BW		PGA Gain = 8, Cload = 50pF, Rload = 4 $K\Omega$	-	1	-	
		C	PGA Gain = 16, Cload = 50pF, Rload = 4 $K\Omega$	-	0.5	-
		@ 1KHz, Output loaded with 4 KΩ	-	109	-	
en	Voltage noise density	@ 10KHz, Output loaded with 4 KΩ	-	43	-	$\frac{nV}{\sqrt{Hz}}$

^{1.} Guaranteed by design, not tested in production.

R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1

^{3.} Mostly TTa I/O leakage, when used in analog mode.




Figure 35. OPAMP Voltage Noise versus Frequency

477

6.3.22 Temperature sensor characteristics

Table 71. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C
V ₂₅	Voltage at 25 °C	1.34	1.43	1.52	V
t _{START} (1)	Startup time	4	-	10	μs
T _{S_temp} ⁽¹⁾⁽²⁾	ADC sampling time when reading the temperature	2.2	-	-	μs

^{1.} Guaranteed by design, not tested in production.

Table 72. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3.3 V	0x1FFF F7B8 - 0x1FFF F7B9
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C V _{DDA} = 3.3 V	0x1FFF F7C2 - 0x1FFF F7C3

6.3.23 V_{BAT} monitoring characteristics

Table 73. V_{BAT} monitoring characteristics

Symbol	Parameter		Тур	Max	Unit
R	Resistor bridge for V _{BAT}		50	-	KΩ
Q	Ratio on V _{BAT} measurement	-	2	-	
Er ⁽¹⁾	Error on Q	-1	-	+1	%
T _{S_vbat} ⁽¹⁾⁽²⁾	ADC sampling time when reading the V _{BAT} 1mV accuracy	2.2	-	-	μs

^{1.} Guaranteed by design, not tested in production.

^{2.} Shortest sampling time can be determined in the application by multiple iterations.


^{2.} Shortest sampling time can be determined in the application by multiple iterations.

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

7.1 WLCSP49 package information

Figure 36. WLCSP49 - 49-pin, 3.417 x 3.151 mm, 0.4 mm pitch wafer level chip scale package outline



1. Drawing is not to scale.

Table 74. WLCSP49 - 49-pin, 3.417 x 3.151 mm, 0.4 mm pitch wafer level chip scale package mechanical data

Complete		millimeters	<u> </u>	inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.525	0.555	0.585	0.0207	0.0219	0.0230
A1	-	0.175	-	-	0.0069	-
A2	-	0.380	-	-	0.0150	-
A3 ⁽²⁾	-	0.025	-	-	0.0010	-
b ⁽³⁾	0.220	0.250	0.280	0.0087	0.0098	0.0110
D	3.382	3.417	3.452	0.1331	0.1345	0.1359
Е	3.116	3.151	3.186	0.1227	0.1241	0.1254
е	-	0.400	-	-	0.0157	-
e1	-	2.400	-	-	0.0945	-
e2	-	2.400	-	-	0.0945	-
F	-	0.5085	-	-	0.0200	-
G	-	0.3755	-	-	0.0148	-
aaa	-	-	0.100	-	-	0.0039
bbb	-	-	0.100	-	-	0.0039
ccc	-	-	0.100	-	-	0.0039
ddd	-	-	0.050	-	-	0.0020
eee	-	-	0.050	-	-	0.0020

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Back side coating
- 3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 37. WLCSP49 - 49-pin, 3.417 x 3.151 mm, 0.4 mm pitch wafer level chip scale package recommended footprint







Table 75. WLCSP49 recommended PCB design rules (0.4 mm pitch)

Dimension	Recommended values
Pitch	0.4
Dpad	260 μm max. (circular)
ррац	220 µm recommended
Dsm	300 μm min. (for 260 μm diameter pad)
PCB pad design	Non-solder mask defined via underbump allowed.

Device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Figure 38. WLCSP49 marking example (package top view)



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

7.2 LQFP64 package information




Figure 39. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline

1. Drawing is not to scale.

Table 76. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data

Sumbal		millimeters				
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-

millimeters inches⁽¹⁾ **Symbol** Min Тур Max Min Тур Max E3 7.500 0.2953 е 0.500 0.0197 Κ 0° 3.5° 7° 0° 3.5° 7° L 0.450 0.600 0.750 0.0177 0.0236 0.0295 L1 1.000 0.0394 0.080 0.0031 CCC

Table 76. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data (continued)

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 40. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.




Figure 41. LQFP64 marking example (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
Samples to run qualification activity.



7.3 LQFP48 package information

Figure 42. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.

Table 77. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.






Figure 43. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package recommended footprint

1. Dimensions are expressed in millimeters.



Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.





Figure 44. LQFP48 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



7.4 UFQFPN32 package information

Figure 45. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package outline




1. Drawing is not to scale.

Table 78. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package mechanical data

Symbol		millimeters	nillimeters		inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max		
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236		
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020		
A3	-	0.152	-	-	0.0060	-		
b	0.180	0.230	0.280	0.0071	0.0091	0.0110		
D	4.900	5.000	5.100	0.1929	0.1969	0.2008		
D1	3.400	3.500	3.600	0.1339	0.1378	0.1417		
D2	3.400	3.500	3.600	0.1339	0.1378	0.1417		
E	4.900	5.000	5.100	0.1929	0.1969	0.2008		
E1	3.400	3.500	3.600	0.1339	0.1378	0.1417		
E2	3.400	3.500	3.600	0.1339	0.1378	0.1417		
е	-	0.500	-	-	0.0197	-		
L	0.300	0.400	0.500	0.0118	0.0157	0.0197		
ddd	-	-	0.080	-	-	0.0031		

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 46. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package recommended footprint



1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.




Figure 47. UFQFPN32 marking example (package top view)



Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
Samples to run qualification activity.

7.5 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in Table 23: General operating conditions.

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD} , expressed in Watts. This is the maximum chip internal power.

 $P_{I\!/O}$ max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max = $\Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH})$,

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	45	
0	Thermal resistance junction-ambient LQFP48 - 7 × 7 mm	55	°C/W
Θ_{JA}	Thermal resistance junction-ambient WCSP49 - 3.4 x 3.4 mm	49	C/VV
	Thermal resistance junction-ambient UFQFN32 - 5 x 5 mm	37	

Table 79. Package thermal characteristics

7.5.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

DocID025146 Rev 5 128/134



7.5.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 8: Part numbering*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F301x6 STM32F301x8 at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 82 °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 3 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V and maximum 2 I/Os used at the same time in output at low level with I_{OL} = 20 mA, V_{OL} = 1.3 V

 P_{INTmax} = 50 mA × 3.5 V= 175 mW

 $P_{IOmax} = 3 \times 8 \text{ mA} \times 0.4 \text{ V} + 2 \times 20 \text{ mA} \times 1.3 \text{ V} = 61.6 \text{ mW}$

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 61.6 mW:

 $P_{Dmax} = 175 + 61.6 = 236.6 \text{ mW}$

Thus: $P_{Dmax} = 236.6 \text{ mW}$

Using the values obtained in *Table 79* T_{Jmax} is calculated as follows:

For LQFP64, 45°C/W

 T_{Jmax} = 82 °C + (45°C/W × 236.6 mW) = 82°C + 10.65 °C = 92.65°C

This is within the range of the suffix 6 version parts ($-40 < T_{.l} < 105$ °C).

In this case, parts must be ordered at least with the temperature range suffix 6 (see Section 8: Part numbering).



Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 115 °C (measured according to JESD51-2), I_{DDmax} = 20 mA, V_{DD} = 3.5 V, maximum 9 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V

 P_{INTmax} = 20 mA × 3.5 V= 70 mW

 $P_{IOmax} = 9 \times 8 \text{ mA} \times 0.4 \text{ V} = 28.8 \text{ mW}$

This gives: $P_{INTmax} = 70 \text{ mW}$ and $P_{IOmax} = 28.8 \text{ mW}$:

 $P_{Dmax} = 70 + 28.8 = 98.8 \text{ mW}$

Thus: P_{Dmax} = 98.8 mW

Using the values obtained in $Table 79 T_{Jmax}$ is calculated as follows:


For LQFP100, 45°C/W

 $T_{Jmax} = 115^{\circ}C + (45^{\circ}C/W \times 98.8 \text{ mW}) = 115^{\circ}C + 4.44^{\circ}C = 119.44^{\circ}C$

This is within the range of the suffix 7 version parts ($-40 < T_J < 125$ °C).

In this case, parts must be ordered at least with the temperature range suffix 7 (see Section 8: Part numbering).

8 Part numbering



9 Revision history

Table 81. Document revision history

Date	Revision	Changes
10-Apr-2014	1	Initial release.
13-May-2014	2	Updated <i>Table 13: STM32F301x6/8 pin definitions</i> . Added the input voltage on Boot0 pin in <i>Table 20: Voltage characteristics</i> .
02-Dec-2014	3	Applied the following changes: - added "Interconnect matrix" to Features, - added the timers-related information in Table 2: STM32F301x6/8 device features and peripheral counts, - updated the number of comparators for 32-pin package in Table 2: STM32F301x6/8 device features and peripheral counts - updated Figure 1: STM32F301x6/8 block diagram, - updated Section 3.5.1: Power supply schemes and added Table 3: External analog supply values for analog peripherals, - added a table footnote about touch sensing sensitivity for pins PA4 and PA6 in Table 13: STM32F301x6/8 pin definitions, - renamed USARTx_RTS as USARTx_RTS_DE where x=1, 2 or 3, - updated IDD values at 48 MHz (Supply current in Run mode, executing from RAM/External clock (HSE bypass)) in Table 29: Typical and maximum current consumption from VDD supply at VDD = 3.6V, - updated tyuustop maximum values in Table 38: Low-power mode wakeup timings, - updated Figure 18: HSI oscillator accuracy characterization results for soldered parts and Table 43: HSI oscillator characteristics, - updated the supply current in stop mode values for TA=25 deg. Celsius in Table 31: Typical and maximum VDD consumption in Stop and Standby modes, - replaced all occurrences of VDDA monitoring with VDDA supervisor in Section 6: Electrical characteristics, - added footnotes to Figure: Device marking, - updated the marking information (Figure 38: WLCSP49 marking example (package top view), Figure 44: LQFP48 marking example (package top view), Figure 44: LQFP48 marking example (package top view), Figure 47: UFQFPN32 marking example (package top view), Figure 47: UFQFPN32 marking example (package top view)).




Table 81. Document revision history (continued)

Date	Revision	Changes
09-Feb-2015	4	Updated: - Table 41: HSE oscillator characteristics - Table 46: Flash memory characteristics - Table 69: Comparator characteristics Added: - Figure 34: Maximum VREFINT scaler startup time from power down
04-Jun-2015	5	Updated: - AF9 value for PA1, PA3 and PA9 in <i>Table 14: Alternate functions for Port A</i> , - the structure of <i>Section 7: Package information</i> .

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved