EMC Design Tips for Kinetis E Family

by: Dennis Lui and T.C. Lun

1 Introduction

Electromagnetic Compatibility (EMC) design consideration is one of the critical factors to ensure a system is robust in design, able to operate flawlessly in harsh environments, and does not cause interference. This application note provides design tips on how to use Kinetis E series MCU in applications with EMC requirements.

Different techniques in hardware design, printed circuit board (PCB) layout, and software setting are illustrated here to help customers to apply EMC enhancements on their products at the beginning of the design phase. In general, EMC issues in final stages are more complicated, expensive, and time consuming to fix. There are many constraints on circuit and PCB layout modifications:

- When all component or module placements are fixed inside the system.
- Higher cost structure due to additional components used for those corrective actions.
- Solutions may invoke major design changes on mechanical aspects, which impacts project schedule.

Contents

1	Introduction	1
2	System overview	1
3	EMC design tips	2
4	Hardware design	3
5	Software design	7
6	Conclusion	17
7	References	17

2 System overview

A typical application using a Kinetis E series MCU is used as an example to demonstrate EMC design tips in practical use.



EMC design tips

The application note AN4476: EMC Design Considerations for MC9S08PT60, available on freescale.com, provides detailed descriptions on basic EMC concepts and theory, which can help application developers understand the reason behind each of the EMC design tips. Read this application note along with other Kinetis E family documentation such as Kinetis E Reference Manual and Kinetis E Sub-Family Data Sheet, available on freescale.com, to understand the details of device characteristics, register configurations, and firmware coding. The example code snippets are written with IAR Embedded Workbench 6.40.

This is a typical application block diagram.




Figure 1. Typical application block diagram

The AC power line voltage is converted down and regulated to 5 V in the power supply block. The main supply for the whole system, including MCU, GPIO, display, and analog peripherals, is 5 V. In some applications, 12 V supply option is also required for high-power control circuits. For example, most power relay switches are controlled by 12 V driving circuits, but the high current stages are drawn from the AC power line input directly.

The Kinetis E MCU is used for all signal detections on user input interface from traditional pushbuttons, communications to host controller through standard UART serial port, system monitoring from sensor devices on IIC bus or direct voltage input at ADC pins, power controls using GPIO pins with specific sequential order for system protection purpose, and hardware fault detection at analog comparator inputs.

3 EMC design tips

The EMC design tips are discussed in the following sections, separate from hardware and software points of view. Hardware or software engineers can select the section according to their requirements and apply the tips directly into their design.

The hardware design tips cover board level considerations, which include design techniques on PCB layout and precautions for different type of I/O ports. The primary objective is to make use of EMC knowledge to prevent any internal or external noises that affect the system operation and stability; minimize the coupling effectiveness from the noise source to the victim (for example, the MCU), reduce the noise magnitude from the interfering source, and increase the noise immunity of the receptor.

A defensive software design concept is another way to address the EMC issues caused by improper software handling on false triggered events in a noisy environment. The software must be able to identify if a particular event is a false alarm triggered by noise sources, or a normal driven event. It must then make a smart decision on corresponding actions. For example, the MCU must not start a high-power control stage if there is any uncertainty on the requested action.

4 Hardware design

The hardware considerations for MCU application in noisy environment consist of PCB layout design and external component connections for peripheral interfaces.

At the board level, the PCB layout is the key factor for noise coupling from internal or external noise sources. The traces on the layout act as coupling paths, and the geometry factors of the traces (length, width, shape, and position) affect the coupling effectiveness significantly. A proper board and cable placement in the system can help to isolate noise sources from the system and increase the system immunity level. The following subsections describe techniques recommended for a robust hardware design.

4.1 Single-layer PCB

High cost multi-layer PCB design provides more flexibility on component placement, signal trace routing, power supply decoupling, and reference grounding.

However, the size and shape of the PCB are limited by the mechanical form factor, which is the key obstacle for PCB design in most cases. For cost consideration, a single-layer with double-side loading PCB is a good choice for most home appliance applications, but it is more challenging to design this kind of PCB with a high pin-count device. The following sections show you how to implement the PCB layout with good EMC practices.

4.2 Placement methods

Component placement must satisfy the list of mechanical constraints for the product.

The general guidelines for reference are as follows:

- Mark all positions for screw holes and mounting points as keep-out area.
- Place all user interface components with fixed position requirement. For example: display panel, control buttons, and connectors.
- Separate high-power circuitry from low-power and noise sensitive circuitry.
- Place associated components into small groups, and try to align the groups in a logic order which matches with the corresponding signal flow.
- Identify all critical components that need to be placed near the MCU; external components connected from MCU input ports to power or ground. For example: supply decoupling capacitors and filter components for input signals.
- Minimize the area formed by the power loops and ground loops.
- Reduce the common mode impedance from power and ground to the MCU.

It may require considerable effort to finalize an acceptable version which is able to fulfill all the constraints.

4.3 Power supply and ground routing

The PCB layout for power supply and ground plane are extremely important for EMC performance in board-level, especially in multi-supply system with 5 V and 12 V.

PCB layout technique is used to separate the ground plane into two portions as shown in this figure. One is defined as the return path for 12 V circuits, and the other is the 5 V return path for MCU and other critical components. The noise from the 12 V ground will not be coupled with the 5 V ground through the ground traces.




Figure 2. Power supply and ground routing

In some application cases, the 12 V ground is intentionally used as the return path for components operated in 5 V supply rail and subject to ESD damage in air-discharge test. Connecting the 12 V ground to those 5 V components prevents the ESD discharge energy couples into the 5 V ground directly. The MCU may be forced to reset, halt, or even damage if high energy passes the MCU ground.

The MCU ground connection method in PCB layout is an essential factor of the EMC performance. It fills up a ground plane underneath the MCU and connects all VSS pins together, which is a good practice for EMC consideration. This method ensures all MCU VSS pins are kept at the same potential level, and also minimizes the inductance on current return path from MCU to bypass capacitors for high-frequency noise. For the LQFP package, the MCU ground plane can be further extended to the package corner points to achieve short ground paths with minimum loop area for other peripheral components around the MCU.

4.4 Decoupling and bypassing

It is necessary to have better understanding on the concepts of decoupling and bypassing to avoid any incorrect implementation for EMC issue:

- Decoupling is used to isolate noise between circuits on its common line. The power trace is one of the common lines from a voltage regulator to the MCU.
- Bypassing is used to reduce the high-frequency current flows in an impedance path by shunting that path with a bypass capacitor.

The effectiveness of adding decoupling and bypass capacitors for the MCU are very dependent on joining position and sequence as shown this figure. The guidelines of PCB layout on MCU supply pins (VDD and VSS) are as follows:

- Connect the power and ground traces from the power source to the decoupling capacitors and then connect them to the bypass capacitors before going to MCU's VDD and VSS pins.
- Place the power and ground traces in parallel to minimize the loop area.
- Place the bypass capacitor to each VDD and VSS pair as close as possible.




Figure 3. Decoupling and bypassing


4.5 Crystal oscillator circuit

The crystal oscillator components connected at MCU EXTAL and XTAL pins are very sensitive to external noise.

Hardware design

The PCB routes ground traces in the form of a guard ring, along with the traces connecting to the EXTAL and XTAL pins can minimize the noise coupling into the crystal circuit. An example is shown in this figure, and the general guidelines are as follows:

- Do not place any signal trace (except the ground traces) near crystal circuit or across the bottom side of the circuit.
- Place the oscillator circuit components to the EXTAL and XTAL pins (crystal, feedback resistor, and loading capacitors) as close as possible.
- Select the internal oscillator as clock source for better EMC performance.
- Connect the ground of loading capacitor to the ground plane directly when in double-layer or multilayer PCB.
- Select minimum bus frequency to fulfill system requirements.
- Apply minimum trace length to oscillator circuit.
- Use suitable value of feedback resistor and loading capacitors.



Add a guard ring (a ground trace with no current flow)

Connect crystal loading capacitors to a common ground plane

Avoid any signal trace near the oscillator circuit or across the bottom side of the circuit

Place the oscillator circuit to the EXTAL and XTAL pins as close as possible

Figure 4. Crystal oscillator circuit

4.6 Spacing and isolation

The isolation for different circuit blocks is important when an AC high-power circuit is involved side by side to a low-power circuit on the same board as shown in this figure.

In some cases, you may need to add a physical slot for better isolation if the board size is limited. Similarly, apply enough isolation space between the PCB trace and mounting screw holes or board edge for ESD consideration.




Figure 5. Spacing and isolation

4.7 Input and output port

The MCU I/O ports, configured as input function, are more sensitive to noise when compared to the output function.

In general, an RC filter is added for each input function pin to attenuate the noise injected into the pin from external noise sources. The placement of the filter should be close to the pin. The value of the RC filter depends on the input signal and its characteristics (digital or analog, and rate of change). The typical value of the series resistor is in the range of $100~\Omega$ to $1~k\Omega$ while the value of filtering capacitor is in the range of 1000~pF to $0.1~\mu F$.

The RESET_b and NMI_b are special pins in the Kinetis E MCU. Placement of decoupling capacitor for RESET_b pin and the external pullup for both pins should be considered as power pin filtering. Minimizing the ground loop for the capacitor and the VDD loop for the pullup resistor of these pins is recommended.

Do not connect unused I/O pins to anything. Make it floating, and then set it as output low in software. Periodically refresh the state of the pin to avoid changes in state by noise. If floating pins are not allowed in a particular application, connect a $10 \, \mathrm{k}\Omega$ pulldown resistor for each unused pin. Do not connect any unused I/O pin to power or ground directly.

5 Software design

A good software design with EMC considerations improves overall system performance and operating stability in noisy environments.

EMC Design Tips for Kinetis E Family, Rev 0, August 1, 2013

In general, the software design cannot change the physical media which couples noise into the system, or reduce the absolute magnitude of noise generated from external sources. However, the software provides an intelligent method to select corrective actions in fault conditions and implement precautionary features for system protection. These software techniques are recommended for a good defensive software design:

- Enable WatchDog function to avoid code runaway.
- Refresh data direction setting registers periodically.
- Fill unused memory to avoid code runaway.
- Define all interrupt vectors, even those that are not used.
- Select Frequency-Locked Loop (FLL) engaged mode.
- · Always reconfirm edge triggered event.
- Enable digital filter on input port.

5.1 Enable WatchDog function

The WatchDog (WDOG) function forces a system reset when the application software fails to execute as expected.

For example, an active software routine jumps into an unexpected memory location or runs into an infinite loop when transient noise is injected into the MCU. It is important to make sure that the system will not halt even the software loop is out of control in harsh conditions. Holding the MCU in an uncontrollable state is very dangerous and unacceptable, especially for high-power control applications with safety requirements. It is recommended to add the WDOG refresh routine in the main loop instead of sub-routines and interrupt routines. The sample code is given here.

```
WDOG CNT = 0x20C5; WDOG CNT = 0x28D9
#define wdog unlock()
#define WDOG CLK (WDOG CLK INTERNAL 1KHZ)
void wdog enable(void)
* First unlock the watchdog so that we can write to registers */
  wdog unlock();
/* NOTE: the following write sequence must be completed within 128 buc clocks
/* enable watchdog */
#if (WDOG CLK == WDOG CLK INTERNAL 32KHZ)
 WDOG CS\overline{2} = 2; /* use internal reference clock (32K) as clock source */
#elif (WDOG_CLK == WDOG_CLK_INTERNAL_1KHZ)
 WDOG CS2 = 1; /* use internal 1K clock as clock source */
#elif (WDOG CLK == WDOG CLK EXTERNAL)
  WDOG CS2 = 3; /* use external clock as clock source */
#elif (WDOG_CLK == WDOG_CLK_BUS)
 WDOG_CS2 = 0; /* use bus clock as clock source */
#error "not supported WDOG clock source\n";
#endif
 WDOG TOVALH = 0x03;
 WDOG TOVALL = 0xE8;
                                  // ~1s
 WDOG CS1 = 0x20
            WDOG CS1 EN MASK
                 //| WDOG_CS1_INT_MASK
              //| WDOG CS1 STOP MASK
                 //| WDOG_CS1_WAIT_MASK
           //| WDOG_CS1_DBG_MASK
                                         // debug enable
void wdog refresh(void) {
 DisableInterrupts;
                            // disable interrupts
```

```
WDOG_CNT = 0x02A6;
WDOG_CNT = 0x80B4;

EnableInterrupts;

// enable interrupts

wdog_enable();

for(;;){

wdog_refresh();

MicrowaveTask();

// Refresh sequence of writing 0x02A6
// and then 0x80B4 within 16 bus clocks

// enable interrupts

// enable watch-Dog function

for(;;){

// Reset the Watch-Dog counter

MicrowaveTask();

// Application main task

}
```

5.2 Refresh data direction setting registers

The input or output direction state for each port pin should be recovered to the expected condition, if it has been changed by any transient noise accidentally.

It is recommended to define a simple routine to refresh all data directions periodically. The refresh period depends on the application requirement and timing pattern of the injected noise. For AC power application, the 50 Hz or 60 Hz periodic signal captured from the AC power line through an optical coupling circuit can be used as a trigger signal. The sample code is given here.

```
#define UnABase
                                                        // PortBaseABCD
                                      PortBaseABCD
#define UnAPort
                                                        // Port
                                      PortA
                                                        // Bit 6,5,4,3,2
#define UnAPins
                                       PullupBaseABCD // Pullup Base Address
#define UnAPullupBase
#define Unused A Dir Out()
                                        GPIO PDDR REG(UnABase) |=
((uint32 t)UnAPins<<UnAPort)
#define Unused A Dir In()
                                         GPIO_PDDR_REG(UnABase) &= ~((uint32_t)UnAPins<<UnAPort)</pre>
#define Unused_A_InDis()
                                        GPIO_PIDR_REG(UnABase) |= ((uint32_t)UnAPins<<UnAPort)</pre>
#define Unused_A_Toggle()
                                         GPIO_PTOR_REG(UnABase) |= ((uint32_t)UnAPins<<UnAPort)</pre>
                                     GPIO_PSOR_REG(UnABase) |= ((uint32_t)UnAPins<<UnAPort)
GPIO_PCOR_REG(UnABase) |= ((uint32_t)UnAPins<<UnAPort)</pre>
#define Unused_A_High()
#define Unused A Low()
void StatusRegisterUpdate(void) {
  if (mStatusRegisterUpdate_d == TRUE) {
    Unused A InDis();
    Unused A Low();
    Unused_A_Dir_Out();
    Unused B InDis();
    Unused B Low();
    Unused_B_Dir_Out();
/* Port C is used as Input and Output port and refresh
by key scanning routine
    //Unused C InDis();
    //Unused C Low();
    //Unused_C_Dir_Out();
```

```
Unused_D_InDis();
Unused_D_Low();
Unused_D_Dir_Out();

Unused_E_InDis();
Unused_E_Low();
Unused_E_Dir_Out();

Unused_F_InDis();
Unused_F_Low();
Unused_F_Dir_Out();

Unused_G_InDis();
Unused_G_Low();
Unused_G_Dir_Out();

Unused_H_InDis();
Unused_H_InDis();
Unused_H_Low();
Unused_H_Dir_Out();
```

5.3 Fill unused memory

Unused memory, flash memory or RAM should be filled with predefined content so that the MCU does not execute any unexpected instruction when the normal execution flow is disturbed by external noise sources.

One option is to fill all unused memory with instruction which is not defined in ARM® Cortex®-M0+ core. Figure 6 shows the opcode value of "1110" in conditional branch instruction is undefined, so it is recommended to fill all unused memory with "0xDEDE". The execution of an undefined instruction will force the processor to go through the fault routine for appropriate action.

Thumb Instruction Set Encoding

A5.2.6 Conditional branch, and supervisor call

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	opcode											

Table A5-8 shows the allocation of encodings in this space.

Table A5-8 Branch and supervisor call instructions

Opcode	Instruction	See
not 111x	Conditional branch	B on page A6-40
1110	Permanently UNDEFINED	
1111	Supervisor call	SVC (formerly SW) on page A6-252

Figure 6. Undefined opcode

The unused memory locations can be filled in IAR Embedded Workbench IDE by following steps and the configuration is shown in Figure 7:

- Access the project option menu by pressing hot key combination of [Alt + F7].
- Select Linker option in category and the tab of Checksum.
- · Click the "Fill unused code memory" and fill in the value for Fill pattern, Start address and End address.




Figure 7. IAR linker options

The sample code for hard fault interrupt service routine with system reset request is given here.

```
void hardfault_isr(void)
{
   uint32_t temp;

   temp = SCB_AIRCR;
   temp &= 0x0000FFFF;
   SCB_AIRCR = temp | 0x05FA0000 | SCB_AIRCR_SYSRESETREQ_MASK;
   return;
}
```

NOTE

For details, see ARM Cortex-M0+ Devices Generic User Guide, available on arm.com.

5.4 Define all interrupt vectors

Defining the interrupt vectors for each unused interrupt function allows the running software to jump into a predefined interrupt routine when a particular unused interrupt flag is false-triggered by a noise source.

The MCU is able to resume the execution steps correctly after the interrupt function. The sample code is given here.

```
/* Interrupt Vector Table Function Pointers */
typedef void pointer (void);
extern void __startup(void);
extern unsigned long __BOOT_STACK_ADDRESS[];
extern void iar program start (void);
extern void SRTC ISR(void);
extern unsigned long __initial_sp[];
extern void Reset Handler (void);
#if (defined(_GNUC__))
extern unsigned long _estack;
extern void __thumb_startup(void);
                                             //
                                                                 ARM core Initial
#define VECTOR 000
                     (pointer*)& estack
Supervisor SP
#define VECTOR_001 __thumb_startup // 0x0000_0004 1 - ARM core Initial
Program Counter
//#define VECTOR 001
                         \_startup //\_thumb_startup
       // 0x0000 0004 1 - ARM core
                                        Initial Program Counter
#elif (defined(KEIL))
#define VECTOR 000
                       (pointer*) initial sp //
                                                           ARM core
                                                                             Initial
Supervisor SP
                                        // 0x0000 0004 1 -
#define VECTOR 001
                       Reset Handler
                                                                 ARM core
                                                                                 Initial
Program Counter
#else
                                                                                 //
Address
        Vector IRQ Source module Source description
#define VECTOR 000
                       (pointer*) BOOT STACK ADDRESS
                                                       //
                                                                ARM core
                                                                                 Init
Supervisor SP
#define VECTOR 001
                        startup
                                     // 0x0000 0004 1 -
                                                                ARM core
Program Counter
#endif
#define VECTOR 002
                       default isr
                                       // 0x0000 0008 2 -
                                                                  ARM core
                                                                                    NMI
                       hardfault isr
                                       // 0x0000 000C 3 -
#define VECTOR 003
                                                                   ARM core
                                                                                    Hard
Fault
#define VECTOR 004
                       default isr
                                       // 0x0000 0010 4 -
#define VECTOR 005
                       default isr
                                       // 0x0000 0014 5 -
                                                                 ARM core
                                                                                    Bus
Fault
#define VECTOR 006
                       default isr
                                       // 0x0000 0018 6 -
                                                                 ARM core
                                                                                    Usage
Fault
#define VECTOR 007
                       default isr
                                       // 0x0000 001C 7 -
                                       // 0x0000 0020 8 -
#define VECTOR 008
                       default isr
#define VECTOR 009
                       default_isr
                                       // 0x0000 0024 9 -
                       default_isr
#define VECTOR_010
                                       // 0x0000_0028 10 -
                       SVC_{isr}
                                                                  ARM core
#define VECTOR_011
                                       // 0x0000_002C 11 -
                                                                                    SVCall
                       default isr
#define VECTOR 012
                                       // 0x0000_0030 12 -
                                                                  ARM core
                                                                                    Debug
Monitor
#define VECTOR 013
                       default isr
                                       // 0x0000 0034 13 -
#define VECTOR 014
                       default isr
                                       // 0x0000 0038 14 -
                                                                 ARM core
PendableSrvReq
                                                                ARM core
Reserved DMA
#define VECTOR 015
                       default isr
                                       // 0x0000 003C 15 -
                                                                                    SysTick
#define VECTOR 016
                       default isr
                                       // 0x0000 0040 16
                                                             0
                                                                                    DMA 0
complete
#define VECTOR_017
                       default_isr
                                       // 0x0000_0044 17
                                                                 Reserved DMA
                                                                                    DMA 1
                                                             1
complete
#define VECTOR 018
                       default isr
                                       // 0x0000 0048 18
                                                             2
                                                                   Reserved DMA
                                                                                    DMA 2
complete
                                       // 0x0000 004C 19
#define VECTOR 019
                       default isr
                                                             3
                                                                   Reserved DMA
                                                                                    DMA 3
complete
#define VECTOR 020
                       default isr
                                       // 0x0000 0050 20
                                                                                    MCM
                                                             4
                                                                   Reserved MCM
#define VECTOR_021
                       default_isr
                                       // 0x0000 0054 21
                                                                   NVM
                                                                                    FTMRH
flash memory
#define VECTOR 022
                       default isr
                                       // 0x0000 0058 22
                                                                   PMC
                                                             6
                                                                                    LVD, LVW
interrupt
                                                             7
#define VECTOR 023
                       default_isr
                                       // 0x0000 005C 23
                                                                   LLWU
                                                                                    LLWU/IRO
                       default_isr
                                       // 0x0000 0060 24
#define VECTOR 024
                                                           8
                                                                   I2C0
                                                                                    I2C
                                       // 0x0000 0064 25
                                                           9
#define VECTOR 025
                       default isr
                                       // 0x0000 0068 26
#define VECTOR 026
                       default isr
                                                            10
                                                                   SPI0
                                                                                    SPI0
#define VECTOR 027
                                       // 0x0000 006C 27
                       default isr
                                                            11
                                                                   SPI1
                                                                                    SPI1
```

					Software design
#define VECTOR_028	default_isr	// 0x0000_0070 28	12	SCI0	UART0
#define VECTOR_029	default_isr	// 0x0000_0074 29	13	SCI1	UART1
<pre>#define VECTOR_030 #define VECTOR_031</pre>	default_isr default isr	// 0x0000_0078 30 // 0x0000 007C 31	14 15	SCI2 ADC0	UART2 ADC
complete	u01uu10_121	,, <u> </u>	10	11200	1100
#define VECTOR_032	default_isr	// 0x0000_0080 32	16	ACMP0	ACMP0
<pre>#define VECTOR_033 FlexTimer0</pre>	default_isr	// 0x0000_0084 33	17	FTM0	
#define VECTOR 034	default isr	// 0x0000_0088 34	18	FTM1	
FlexTimer1	- · · · · · - · · -	,, <u>_</u>			
#define VECTOR_035	default_isr	// 0x0000_008C 35	19	FTM2	
FlexTimer2 #define VECTOR 036	default isr	// 0x0000_0090 36	20	RTC	RTC
overflow	delaule_ibi	// GROSSS_0030 30	20	KIC	RIC
#define VECTOR_037	default_isr	// 0x0000_0094 37	21	ACMP1	ACMP1
#define VECTOR_038	default_isr	// 0x0000_0098 38	22	PIT_CH0	PIT_CH0
overflow #define VECTOR 039	default isr	// 0x0000_009C 39	23	PIT CH1	PIT CH1
overflow	delaule_ibi	// 0x0000_009C 33	23	111_0111	111_0111
#define VECTOR_040	default_isr	// 0x0000_00A0 40	24	KBI0	
Keyboard0 interrupt	3-63	// 00000 0074 41	0.5	IID T 1	
<pre>#define VECTOR_041 Keyboard1 interrupt</pre>	default_isr	// 0x0000_00A4 41	25	KBI1	
#define VECTOR 042	default isr	// 0x0000 00A8 42	26	Reserved	
#define VECTOR_043	default_isr	// 0x0000_00AC 43	27	ICS	ICS
loss of lock	d-f]+ :	// 00000 0000 44	2.0	MDOG	
#define VECTOR_044 Watchdog timeout	default_isr	// 0x0000_00B0 44	28	WDOG	
#define VECTOR 045	default isr	// 0x0000 00B4 45	29	Reserved	
#define VECTOR_046	default_isr	// 0x0000_00B8 46	30	Reserved	
#define VECTOR_047	default_isr	// 0x0000_00BC 47	31	Reserved	
// END of real vector	table				
/ **********	******	*******	****	*****	*****
******	, , , , , , , , , , , , , , , , , , ,			_	
<pre>#define VECTOR_048 #define VECTOR 049</pre>	default_isr default isr	// 0x0000_00C0 48 // 0x0000 00C4 49	32 33	Reserved	
#define VECTOR_049	default_isr	// 0x0000_00C4 49 // 0x0000 00C8 50	34	Reserved Reserved	
#define VECTOR 051	default isr	// 0x0000 00CC 51	35	Reserved	
#define VECTOR_052	default_isr	// 0x0000_00D0 52	36	Reserved	
#define VECTOR_053	default_isr	// 0x0000_00D4 53	37	Reserved	
<pre>#define VECTOR_054 #define VECTOR 055</pre>	default_isr default isr	// 0x0000_00D8 54 // 0x0000 00DC 55	38 39	Reserved Reserved	
#define VECTOR_055	default isr	// 0x0000_00E0 56	40	Reserved	
#define VECTOR_057	default_isr	// 0x0000_00E4 57	41	Reserved	
#define VECTOR_058	default_isr	// 0x0000_00E8 58	42	Reserved	
#define VECTOR_059	default_isr	// 0x0000_00EC 59	43	Reserved	
<pre>#define VECTOR_060 #define VECTOR 061</pre>	default_isr default isr	// 0x0000_00F0 60 // 0x0000 00F4 61	44 45	Reserved Reserved	
#define VECTOR_061 #define VECTOR 062	default_isr	// 0x0000_00F4 61 // 0x0000 00F8 62	46	Reserved	
#define VECTOR 063	default isr	// 0x0000 00FC 63	47	Reserved	
#define VECTOR_064	default_isr	// 0x0000_0100 64	48	Reserved	
#define VECTOR_065	default_isr	// 0x0000_0104 65	49	Reserved	
<pre>#define VECTOR_066 #define VECTOR 067</pre>	default_isr default isr	// 0x0000_0108 66 // 0x0000 010C 67	50 51	Reserved	
#define VECTOR_067	default_isr	// 0x0000_010C 67 // 0x0000 0110 68	52	Reserved Reserved	
#define VECTOR 069	default isr	// 0x0000 0114 69	53	Reserved	
#define VECTOR_070	default_isr	// 0x0000_0118 70	54	Reserved	
#define VECTOR_071	default_isr	// 0x0000_011C 71	55	Reserved	
#define VECTOR_072	default_isr	// 0x0000_0120_72	56 57	Reserved	
<pre>#define VECTOR_073 #define VECTOR 074</pre>	default_isr default isr	// 0x0000_0124 73 // 0x0000 0128 74	57 58	Reserved Reserved	
#define VECTOR_075	default_isr	// 0x0000_012C 75	59	Reserved	
#define VECTOR_076	default_isr	// 0x0000_0130 76	60	Reserved	
#define VECTOR_077	default_isr	// 0x0000_0134 77	61	Reserved	
<pre>#define VECTOR_078 #define VECTOR_079</pre>	default_isr default isr	// 0x0000_0138 78 // 0x0000 013C 79	62 63	Reserved Reserved	
#define VECTOR_079 #define VECTOR 080	default_isr	// 0x0000_013C 79 // 0x0000 0140 80	64	Reserved	
#define VECTOR_081	default_isr	// 0x0000 0144 81	65	Reserved	
#define VECTOR_082	default_isr	// 0x0000_0148 82	66	Reserved	

```
#define VECTOR 083
                                                         67
#define VECTOR 084
                                                         68
#define VECTOR 085
                                                         69
#define VECTOR 086
                                                         70
#define VECTOR 087
                                                         71
#define VECTOR 088
#define VECTOR 089
                                                         73
#define VECTOR_090
                                                         74
                                    // 0x0000_016C 91
// 0x0000_0170 92
                     default_isr
default_isr
#define VECTOR 091
                                                         75
#define VECTOR 092
                                                         76
                                     // 0x0000_0174_93
#define VECTOR 093
                     default isr
                                                         77
                                    // 0x0000 0178 94
#define VECTOR 094
                    default isr
                                    // 0x0000_017C 95
#define VECTOR 095
                  default isr
                                                         79
#define VECTOR 096
                                                         8.0
#define VECTOR_097
                                                         81
#define VECTOR 098
                                                         82
#define VECTOR 099
                                                         83
#ifdef USE BOOTLOADER
#else
                      (pointer*) 0xffffffff
#define CONFIG 1
#define CONFIG 2
                      (pointer*) 0xffffffff
#define CONFIG 3
                      (pointer*) 0xffffffff
#define CONFIG 4
                      (pointer*) 0xfffeffff
#endif
#endif /* VECTORS H*/
```

5.5 Select FLL engaged mode

It is recommended to enable the FLL engaged mode with internal or external reference clock in the internal clock source (ICS) module, which provides clock source option for the MCU.

The reference clock source first divides the lower frequency by reference divider and then multiplies the frequency up in FLL module. The final core or bus clock is equal to FLL output frequency divided by the core or bus frequency divider.

The advantages of the frequency conversion in the ICS module are:

- The impact of transient noise glitch on high-frequency clock source (before the reference divider) is more significant compared to a low-frequency clock source (after the reference divider) in terms of the glitch width against the clock cycle.
- In general, the response of the FLL module is not fast enough to react to such kinds of short pulse noise due to the lowpass filter characteristic.

The sample code is given here.

```
#define EXT CLK CRYST
                        4000 /* in KHz */
#define BUS_CLK_4MHz
                               /* define bus frequency */
void FEI to FEE (void)
    /* assume external crystal is 8Mhz or 4MHz
    /* enable OSC with high gain, high range and select oscillator output as OSCOUT
     */
    OSC CR = OSC CR OSCEN MASK
           OSC CR OSCSTEN MASK
                                         /* enable stop */
#if defined(CRYST_HIGH_GAIN)
                                   /* Rs must be added and be large up to 200K */
         OSC CR HGO MASK
#endif
    (EXT CLK_CRYST >=4000)
#if
         OSC CR RANGE MASK
#endif
        OSC CR OSCOS MASK;
                                   /* for crystal only */
```

```
#if defined(IAR)
    asm(
        "nop \n"
        "nop \n"
#elif defined( MWERKS )
    asm{
        nop
        nop
#endif
    /* wait for OSC to be initialized
    while(!(OSC CR & OSC CR OSCINIT MASK));
    /* divide down external clock frequency to be within 31.25K to 39.0625K
     */
                                   (EXT CLK CRYST == 10000)
  #if (EXT CLK CRYST == 8000) |
          /* 8MHz */
         ICS_C1 = ICS_C1 & ~(ICS_C1_RDIV_MASK) | ICS_C1_RDIV(3); /* 8000/256 = 31.25K */
  \#elif (EXT CLK CRYST == 4000)
          /* 4MHz */
         ICS C1 = ICS C1 & ~(ICS C1 RDIV MASK) | ICS C1 RDIV(2); /* 4000/128 = 31.25K
  ICS_C1 = ICS_C1 & ~(ICS_C1_RDIV_MASK) | ICS_C1_RDIV(4); /* 16000/512 = 31.25K */
  #elif (EXT_CLK_CRYST == 20000)
          /* 20MHz */
          ICS C1 = ICS C1 & ~(ICS C1 RDIV MASK) | ICS C1 RDIV(4);
                                                                    /* 20000/512 = 39.0625K
  #elif (EXT CLK CRYST == 32)
          \overline{\text{ICS}} C1 = \overline{\text{ICS}} C1 & ~(\overline{\text{ICS}} C1 RDIV MASK);
  #else
          #error "Error: crystal value not supported!\n";
  #endif
    /* change FLL reference clock to external clock */
    ICS C1 = ICS C1 & ~ICS C1 IREFS MASK;
    /* wait for the reference clock to be changed to external */
#if defined(IAR)
    asm(
        "nop \n"
        "nop \n"
#elif defined( MWERKS )
    asm{
        nop
        nop
};
#endif
    while(ICS_S & ICS_S_IREFST_MASK);
    /* wait for FLL to lock */
    while(!(ICS_S & ICS_S_LOCK_MASK));
    /* now FLL output clock is 31.25K*512*2 = 32MHz
     */
    if(((ICS C2 & ICS C2 BDIV MASK)>>5) != 1)
          ICS C2 = (ICS C2 & ~(ICS C2 BDIV MASK)) | ICS C2 BDIV(1);
```

5.6 Reconfirm edge triggered

Multiple reading on input data for each edge-triggered interrupt service is an important technique to confirm if the input event is valid and driven by determined sources.

The timing slot between each successive reading inside the loop should be adjusted with some kind of irregular pattern, such that an evenly distributed noise pattern will not be recognized as a valid event. A simple random delay function is inserted between each reading so the overall repeat period is not consistent. The random delay variable can be equal to a free-running counter value captured when there is an interrupt trigger even.

The sample code is given here.

```
/* Random Delay Loop */
uint8 t RandomDelay(void) {
uint32_t random_32bit = RANDOM_COUNTER;
  mRandomDelayCount = TPMxCnVLvalue(random 32bit);
  mRandomDelayCount &= gRandomDelayCountMask c;
  return mRandomDelayCount;
for (iKey = 0; iKey < KeyDebounce; iKey++) {</pre>
// random delay
uint8 t idelay;
 idelay = RandomDelay();
 while(idelay > 0){
 --idelay;
 delay 1ms();
 KeyScanValue[iKey] = Sw2Pin_Read();
 if (iKey != 0){
   if ((KeyScanValue[iKey] == KeyScanValue[iKey - 1])&&(KeyScanValue[iKey] == 0)) {
   KeyDetected_d = TRUE;
   }else{
    KeyDetected_d = FALSE;
```

```
}
}else {
   KeyDetected_d = FALSE;
}
```

5.7 Enable digital filter

The digital filter is a feature in Kinetis E MCU that provides a simple low-pass filter characteristic for each port pin that is configured as a digital input.

The filter width in clock size is the same for all enabled digital filters within one port, and should be changed only when all digital filters for that port are disabled. This configurable filter provides an adaptive way to handle different types of transient noises with deterministic pulse width in nature, which are difficult to handle by traditional analog filters.

The sample code is given here.

```
#define PortFilterEnable
#ifdef PortFilterEnable
PORT_IOFLT = PORT_IOFLT_FLTDIV3(LPOCLK_2)
                                                           // Set FLTDIV3 to LPOCLK divided by 2
             PORT_IOFLT_FLTDIV2(BUSCLK_64)
                                                           // Set FLTDIV2 to BUSCLK divided by
64
              PORT IOFLT FLTDIV1 (BUSCLK 8)
                                                           // Set FLTDIV1 to BUSCLK divided by 8
              PORT IOFLT FLTNMI (SEL FLFDIV3)
                                                           // Select FLTDIV3 for NMI
              PORT IOFLT FLTKBI1 (SEL FLFDIV2)
                                                           // Select FLTDIV2 for KBI1
                                                           // Select FLTDIV2 for KBI0
              PORT IOFLT FLTKBIO (SEL FLFDIV2)
                                                           // Select FLTDIV3 for RST
              PORT_IOFLT_FLTRST(SEL_FLFDIV3)
              PORT_IOFLT_FLTH(SEL_FLFDIV1)
PORT_IOFLT_FLTG(SEL_FLFDIV1)
                                                              Select FLTDIV1 for Port
                                                             Select FLTDIV1 for Port G
              PORT IOFLT FLTF(SEL FLFDIV1)
                                                           // Select FLTDIV1 for Port F
              PORT IOFLT FLTE(SEL FLFDIV1)
                                                           // Select FLTDIV1 for Port E
              PORT_IOFLT_FLTD(SEL_FLFDIV1)
                                                           // Select FLTDIV1 for Port D
              PORT_IOFLT_FLTC(SEL_FLFDIV1)
                                                           // Select FLTDIV1 for Port C
                   IOFLT FLTB(SEL FLFDIV1)
                                                           // Select FLTDIV1 for Port B
              PORT IOFLT FLTA (SEL FLFDIV1);
                                                           // Select FLTDIV1 for Port A
#endif
```

6 Conclusion

EMC design tips are illustrated in this application note to help customers apply EMC considerations in the early design phase using Kinetis E MCU.

Detailed descriptions on hardware and software techniques are listed as a quick reference for customer to adapt a Freescale solution more effectively.

7 References

These documents are available on freescale.com.

- 1. AN4438: EMC Design Considerations for MC9S08PT60 by T.C. Lun., 2012.
- 2. AN4476: System Design Guideline for 5V 8-bit families in Home Appliance Applications, by T.C. Lun, Dennis Lui, 2012.
- 3. AN4463: How to Develop a Robust Software in Noise Environment, by Dennis Lui, T.C. Lun, 2012.

References

- 4. AN2321: Designing for Board Level Electromagnetic Compatibility, by T.C. Lun, 2002.
- 5. AN2764: *Improving the Transient Immunity Performance of Microcontroller-Based Applications*, by Ross Carlton, Greg Racino, and John Suchyta, 2005.

How to Reach Us:

Home Page:

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners.

© 2008–2009, 2013 Freescale Semiconductor, Inc.

