	5	4	3	2		1		
Table of Contents						Revisions		
1	Title				Rev	Description	Date	Approved
2	Block Diagram	1			X1	Initial Draft	08/20/12	L. PUEBLA
3	K20D MCU	1			A	Prototype Release	08/28/12	L. PUEBLA
4	OpenSDA INTERFACE				В	Production Release	11/21/12	L. PUEBLA
5	I/O Headers and Power Supply				С	Respin Release	01/21/13	L. PUEBLA
	* *				C1	D9 pop fix	01/29/13	L. PUEBLA
						-		
D								D


FRDM-K20D50M



- 1. Unless Otherwise Specified:
 - All resistors are in ohms, 5%, 1/8 Watt All capacitors are in uF, 20%, 50V

All voltages are DC

- All polarized capacitors are aluminum electrolytic
- 2. Interrupted lines coded with the same letter or letter combinations are electrically connected.
- 3. Device type number is for reference only. The number varies with the manufacturer.
- 4. Special signal usage:
 - _B Denotes Active-Low Signal
 - <> or [] Denotes Vectored Signals
- 5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.



Hashed blocks indicate optional items that will not be populated by default

[⋛] freescale [∞]												
	lassification:	FCP:	FIUO:	PUBI: X								
Drawing		DIA MOO	DEON									
FRDM-K20D50M												
Page Title: BLOCK DIAGRAM												
Size	Document No					Rev C1						
C SCH-27720 PDF: SPF-27720												
		rch 26, 2013	Sheet	2 of	5	_						

