Data Sheet: Technical Data


## **Kinetis KL17 Microcontroller**

48 MHz ARM® Cortex®-M0+ and 128/256 KB Flash

The KL17 series is optimized for cost-sensitive and batterypowered applications requiring low-power general-purpose connectivity. The product offers:

- Embedded ROM with boot loader for flexible program upgrade
- · High accuracy internal voltage and clock reference
- FlexIO to support any standard and customized serial peripheral emulation
- Down to 54uA/MHz in very low power run mode and 1.96uA in deep sleep mode (RAM + RTC retained)

#### MKL17Z128Vxx4 MKL17Z256Vxx4



#### **Core Processor**

• ARM® Cortex®-M0+ core up to 48 MHz

#### **Memories**

- 128/256 KB program flash memory
- 32 KB SRAM
- 16 KB ROM with build-in bootloader
- 32-byte backup register

#### System

- · 4-channel asynchronous DMA controller
- Watchdog
- Low-leakage wakeup unit
- Two-pin Serial Wire Debug (SWD) programming and debug interface
- · Micro Trace Buffer
- · Bit manipulation engine
- Interrupt controller

#### Clocks

- 48MHz high accuracy (up to 0.5%) internal reference clock
- 8MHz/2MHz high accuracy (up to 3%) internal reference clock
- 1KHz reference clock active under all low-power modes (except VLLS0)
- 32-40KHz and 3-32MHz crystal oscillator

#### **Peripherals**

- One UART module supporting ISO7816, operating up to 1.5 Mbit/s
- Two low-power UART modules supporting asynchronous operation in low-power modes
- Two I2C modules and I2C0 supporting up to 1 Mbit/s
- Two 16-bit SPI modules supporting up to 24 Mbit/s
- One FlexIO module supporting emulation of additional UART, IrDA, SPI, I2C, I2S, PWM and other serial modules, etc.
- One serial audio interface I2S
- One 16-bit 818 ksps ADC module with high accuracy internal voltage reference (Vref) and up to 16 channels
- High-speed analog comparator containing a 6-bit DAC for programmable reference input
- · One 12-bit DAC
- 1.2 V internal voltage reference

#### **Timers**

- One 6-channel Timer/PWM module
- Two 2-channel Timer/PWM modules
- One low-power timer
- · Periodic interrupt timer
- Real time clock

#### **Operating Characteristics**

• Voltage range: 1.71 to 3.6 V

Flash write voltage range: 1.71 to 3.6 V
Temperature range: -40 to 105 °C

#### **Packages**

- 64 LQFP 10mm x 10mm, 0.5mm pitch, 1.6mm thickness
- 64 MAPBGA 5mm x 5mm, 0.5mm pitch, 1.23mm thickness
- 48 QFN 7mm x 7mm, 0.5mm pitch, 0.65mm thickness
- 32 QFN 5mm x 5mm, 0.5mm pitch, 0.65mm thickness

#### **Security and Integrity**

- 80-bit unique identification number per chip
- · Advanced flash security

#### I/O

 Up to 54 general-purpose input/output pins (GPIO) and 6 high-drive pad

#### **Low Power**

- Down to 54uA/MHz in very low power run mode
- Down to 1.96uA in VLLS3 mode (RAM + RTC retained)
- Six flexible static modes

#### **Ordering Information**

Pro	duct	Mer	nory	Pa	ckage	IO and ADC cha		annel
Part number	Marking (Line1/ Line2)	Flash (KB)	SRAM (KB)	Pin count	Package	GPIOs	GPIOs (INT/HD) <sup>1</sup>	ADC channels (SE/DP)
MKL17Z128VFM4	M17P7V	128	32	32	QFN	28	19/6	11/2
MKL17Z256VFM4	M17P8V	256	32	32	QFN	28	19/6	11/2
MKL17Z128VFT4	M17P7V	128	32	48	QFN	40	24/6	18/3
MKL17Z256VFT4	M17P8V	256	32	48	QFN	40	24/6	18/3
MKL17Z128VLH4	MKL17Z128V//LH4	128	32	64	LQFP	54	31/6	20/4
MKL17Z256VLH4	MKL17Z256V//LH4	256	32	64	LQFP	54	31/6	20/4
MKL17Z128VMP4	M17P7V	128	32	64	MAPBGA	54	31/6	20/4
MKL17Z256VMP4	M17P8V	256	32	64	MAPBGA	54	31/6	20/4

1. INT: interrupt pin numbers; HD: high drive pin numbers

#### **Related Resources**

Туре	Description	Resource
Selector Guide	The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.	Solution Advisor
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.	KL1XPB <sup>1</sup>
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.	KL17P64M48SF6RM <sup>1</sup>
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.	This document.
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.	KINETIS_L_1N71K <sup>1</sup>
Package drawing	Package dimensions are provided in package drawings.	64-LQFP: 98ASS23234W <sup>1</sup> 64 MAPBGA: 98ASA00420D <sup>1</sup> 32 QFN: 98ASA00615D <sup>1</sup> 48 QFN: 98ASA00616D <sup>1</sup>

1. To find the associated resource, go to http://www.freescale.com and perform a search using this term.

# **Table of Contents**

1	Rati	ngs		5
	1.1	Therm	al handling ratings	5
	1.2	Moistu	re handling ratings	5
	1.3	ESD h	andling ratings	5
	1.4	Voltag	e and current operating ratings	5
2	Ger	eral		6
	2.1	AC ele	ectrical characteristics	6
	2.2	Nonsw	vitching electrical specifications	6
		2.2.1	Voltage and current operating requirements	7
		2.2.2	LVD and POR operating requirements	7
		2.2.3	Voltage and current operating behaviors	8
		2.2.4	Power mode transition operating behaviors	9
		2.2.5	Power consumption operating behaviors	10
		2.2.6	EMC radiated emissions operating behaviors	20
		2.2.7	Designing with radiated emissions in mind	21
		2.2.8	Capacitance attributes	21
	2.3	Switch	ing specifications	21
		2.3.1	Device clock specifications	21
		2.3.2	General switching specifications	22
	2.4	Therm	al specifications	22
		2.4.1	Thermal operating requirements	22
		2.4.2	Thermal attributes	23
3	Peri	pheral	operating requirements and behaviors	24
	3.1	Core n	nodules	24
		3.1.1	SWD electricals	24
	3.2	Syster	n modules	25
	3.3	Clock	modules	25
		3.3.1	MCG-Lite specifications	25
		3.3.2	Oscillator electrical specifications	27
	3.4	Memo	ries and memory interfaces	29
		3.4.1	Flash electrical specifications	29
	3.5	Securi	ty and integrity modules	31

	3.6	Analog		31
		3.6.1	ADC electrical specifications	31
		3.6.2	Voltage reference electrical specifications	36
		3.6.3	CMP and 6-bit DAC electrical specifications	37
		3.6.4	12-bit DAC electrical characteristics	39
	3.7	Timers		42
	3.8	Comm	unication interfaces	42
		3.8.1	SPI switching specifications	42
		3.8.2	I2C	47
		3.8.3	UART	49
		3.8.4	I2S/SAI switching specifications	49
4			<u> </u>	
	4.1	Obtain	ing package dimensions	53
5	Pinc	outs and	l Packaging	54
	5.1	KL17 S	Signal Multiplexing and Pin Assignments	54
			amily Pinouts	
6	Ord	ering pa	urts	60
	6.1	Determ	nining valid orderable parts	60
7	Part	identifi	cation	61
	7.1	Descrip	otion	61
	7.2	Format	<u>t</u>	61
	7.3	Fields.		61
	7.4	Examp	le	62
8	Terr	ninolog	y and guidelines	62
	8.1	Definiti	ons	62
	8.2	Examp	les	62
	8.3	Typica	l-value conditions	63
	8.4	Relatio	nship between ratings and operating	
		require	ments	63
	8.5	Guideli	nes for ratings and operating requirements	64
9	Rev	ision Hi	story	64

# 1 Ratings

## 1.1 Thermal handling ratings

Table 1. Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>–</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 1.2 Moisture handling ratings

Table 2. Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 1.3 ESD handling ratings

Table 3. ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105 °C	-100	+100	mA	3

- Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

#### 1.4 Voltage and current operating ratings

Table 4. Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	_	120	mA
V <sub>IO</sub>	IO pin input voltage	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

#### 2 General

#### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 1. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume that the output pins have the following characteristics.

- $C_L=30 pF loads$
- Slew rate disabled
- Normal drive strength

## 2.2 Nonswitching electrical specifications

## 2.2.1 Voltage and current operating requirements

Table 5. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	3.6	V	
$V_{DDA}$	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	
V <sub>SS</sub> – V <sub>SSA</sub>	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	
V <sub>IH</sub>	Input high voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	$0.7 \times V_{DD}$	_	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	$0.75 \times V_{DD}$	_	V	
V <sub>IL</sub>	Input low voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	_	$0.3 \times V_{DD}$	V	
V <sub>HYS</sub>	Input hysteresis	0.06 × V <sub>DD</sub>	_	V	
I <sub>ICIO</sub>	IO pin negative DC injection current — single pin • $V_{IN} < V_{SS}$ -0.3V	-3	_	mA	1
I <sub>ICcont</sub>	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents of 16 contiguous pins  • Negative current injection	-25	_	mA	
V <sub>ODPU</sub>	Open drain pullup voltage level	V <sub>DD</sub>	V <sub>DD</sub>	V	2
$V_{RAM}$	V <sub>DD</sub> voltage required to retain RAM	1.2	_	V	

All I/O pins are internally clamped to V<sub>SS</sub> through a ESD protection diode. There is no diode connection to V<sub>DD</sub>. If V<sub>IN</sub> greater than V<sub>IO\_MIN</sub> (= V<sub>SS</sub>-0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R = (V<sub>IO\_MIN</sub> - V<sub>IN</sub>)/II<sub>ICIO</sub>I.

## 2.2.2 LVD and POR operating requirements

Table 6. V<sub>DD</sub> supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	Falling V <sub>DD</sub> POR detect voltage	0.8	1.1	1.5	V	_
V <sub>LVDH</sub>	Falling low-voltage detect threshold — high range (LVDV = 01)	2.48	2.56	2.64	V	_
	Low-voltage warning thresholds — high range					1

<sup>2.</sup> Open drain outputs must be pulled to V<sub>DD</sub>.

Table 6. V<sub>DD</sub> supply LVD and POR operating requirements (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>LVW1H</sub>	Level 1 falling (LVWV = 00)	2.62	2.70	2.78	V	
V <sub>LVW2H</sub>	• Level 2 falling (LVWV = 01)	2.72	2.80	2.88	V	
V <sub>LVW3H</sub>	• Level 3 falling (LVWV = 10)	2.82	2.90	2.98	V	
V <sub>LVW4H</sub>	Level 4 falling (LVWV = 11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	_	±60	_	mV	_
V <sub>LVDL</sub>	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	_
	Low-voltage warning thresholds — low range					1
V <sub>LVW1L</sub>	• Level 1 falling (LVWV = 00)	1.74	1.80	1.86	V	
V <sub>LVW2L</sub>	<ul> <li>Level 2 falling (LVWV = 01)</li> </ul>	1.84	1.90	1.96	V	
V <sub>LVW3L</sub>	<ul> <li>Level 3 falling (LVWV = 10)</li> </ul>	1.94	2.00	2.06	V	
V <sub>LVW4L</sub>	Level 4 falling (LVWV = 11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	_	±40	_	mV	_
V <sub>BG</sub>	Bandgap voltage reference	0.97	1.00	1.03	V	_
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	_

<sup>1.</sup> Rising thresholds are falling threshold + hysteresis voltage

# 2.2.3 Voltage and current operating behaviors

Table 7. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — normal drive pad				1
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -5 \text{ mA}$	V <sub>DD</sub> - 0.5	_	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OH</sub> = -1.5 mA	V <sub>DD</sub> – 0.5	_	V	
V <sub>OH</sub>	Output high voltage — high drive pad				1
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -18 \text{ mA}$	V <sub>DD</sub> - 0.5	_	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OH</sub> = -6 mA	V <sub>DD</sub> - 0.5	_	V	
I <sub>OHT</sub>	Output high current total for all ports	_	100	mA	
V <sub>OL</sub>	Output low voltage — normal drive pad • 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OL</sub> = 5 mA	_	0.5	V	1
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 1.5 mA	_	0.5	V	
V <sub>OL</sub>	Output low voltage — high drive pad				1
		_	0.5	V	

Table 7. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit	Notes
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 18 \text{ mA}$	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 6 mA				
I <sub>OLT</sub>	Output low current total for all ports	_	100	mA	
I <sub>IN</sub>	Input leakage current (per pin) for full temperature range	_	1	μА	2
I <sub>IN</sub>	Input leakage current (per pin) at 25 °C	_	0.025	μA	2
I <sub>IN</sub>	Input leakage current (total all pins) for full temperature range	_	64	μА	2
l <sub>OZ</sub>	Hi-Z (off-state) leakage current (per pin)	_	1	μΑ	
R <sub>PU</sub>	Internal pullup resistors	20	50	kΩ	3

<sup>1.</sup> PTB0, PTB1, PTC3, PTC4, PTD6, and PTD7 I/O have both high drive and normal drive capability selected by the associated PTx\_PCRn[DSE] control bit. All other GPIOs are normal drive only.

## 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$  and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- HIRC clock mode

Table 8. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point $V_{DD}$ reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.		_	300	μs	1
	• VLLS0 → RUN		152	166	μs	
	• VLLS1 → RUN	_	152	166	μs	
	• VLLS3 → RUN		93	104	μs	
	• LLS → RUN	_	7.5	8	μs	

<sup>2.</sup> Measured at  $V_{DD} = 3.6 \text{ V}$ 

<sup>3.</sup> Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and Vinput =  $V_{SS}$ 

Table 8. Power mode transition operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	VLPS → RUN					
		_	7.5	8	μs	
	• STOP → RUN					
		_	7.5	8	μs	

<sup>1.</sup> Normal boot (FTFA\_FOPT[LPBOOT]=11)

## 2.2.5 Power consumption operating behaviors

The maximum values stated in the following table represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

#### **NOTE**

The while (1) test is executed with flash cache enabled.

Table 9. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA</sub>	Analog supply current	_	_	See note	mA	1
I <sub>DD_RUNCO</sub>	Running CoreMark in flash in compute operation mode—48M HIRC mode, 48 MHz core / 24 MHz flash, V <sub>DD</sub> = 3.0 V					2
	• at 25 °C	_	5.76	6.40	mA	
	• at 105 °C	_	6.04	6.68		
I <sub>DD_RUNCO</sub>	Running While(1) loop in flash in compute operation mode—48M HIRC mode, 48 MHz core / 24 MHz flash, V <sub>DD</sub> = 3.0 V					
	• at 25 °C	_	3.21	3.85	mA	
	• at 105 °C	_	3.49	4.13		
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running CoreMark in Flash all peripheral clock disable 48 MHz core/24 MHz flash, V <sub>DD</sub> = 3.0 V					2
	• at 25 °C	_	6.45	7.09	mA	
	• at 105 °C	_	6.75	7.39		
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running CoreMark in flash all peripheral clock disable, 24 MHz core/12 MHz flash, V <sub>DD</sub> = 3.0 V					2
	• at 25 °C	_	3.95	4.59		
	• at 105 °C	_	4.23	4.87	mA	

Table 9. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running CoreMark in Flash all peripheral clock disable 12 MHz core/6 MHz flash, V <sub>DD</sub> = 3.0 V					2
	• at 25 °C	_	2.68	3.32	mA	
	• at 105 °C	_	2.96	3.60		
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running CoreMark in Flash all peripheral clock enable 48 MHz core/24 MHz flash, V <sub>DD</sub> = 3.0 V		0.00	0.70	A	2
	• at 25 °C	_	8.08	8.72	mA	
	• at 105 °C	_	8.39	9.03		
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running While(1) loop in flash all peripheral clock disable, 48 MHz core24 MHz flash, V <sub>DD</sub> = 3.0 V					
	• at 25 °C	_	3.90	4.54	mA	
	• at 105 °C	_	4.21	4.85		
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running While(1) loop in Flash all peripheral clock disable, 24 MHz core 22 MHz flash, V <sub>DD</sub> = 3.0 V					
	• at 25 °C	_	2.66	3.30	mA	
	• at 105 °C	_	2.94	3.58		
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, Running While(1) loop in Flash all peripheral clock disable, 12 MHz core/6 MHz flash, V <sub>DD</sub> = 3.0 V					
	• at 25 °C	_	2.03	2.67	mA	
	• at 105 °C	_	2.31	2.95		
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, Running While(1) loop in Flash all peripheral clock enable, 48 MHz core/24 MHz flash, V <sub>DD</sub> = 3.0 V		5.50	0.10	0	
	• at 25 °C	_	5.52	6.16	mA	
	• at 105 °C	_	5.83	6.47		
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running While(1) loop in SRAM all peripheral clock disable, 48 MHz core/24 MHz flash, V <sub>DD</sub> = 3.0 V • at 25 °C		5.29	5.93	mA	
					111/4	
	• at 105 °C		5.56	6.20		
I <sub>DD_RUN</sub>	Run mode current—48M HIRC mode, running While(1) loop in SRAM all peripheral clock enable, 48 MHz core/24 MHz flash, V <sub>DD</sub> = 3.0 V  • at 25 °C	_	6.91	7.55	mA	
					IIIA	
	• at 105 °C	_	7.19	7.91		

Table 9. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_VLPRCO</sub>	Very Low Power Run Core Mark in Flash in Compute Operation mode: Core@4MHz, Flash @1MHz, V <sub>DD</sub> = 3.0 V • at 25 °C	_	826	907	μА	
I <sub>DD_VLPRCO</sub>	Very-low-power-run While(1) loop in SRAM in compute operation mode— 8 MHz LIRC mode, 4 MHz core / 1 MHz flash, V <sub>DD</sub> = 3.0 V • at 25 °C	_	405	486	μΑ	
I <sub>DD_VLPRCO</sub>	Very-low-power run While(1) loop in SRAM in compute operation mode:—2 MHz LIRC mode, 2 MHz core / 0.5 MHz flash, V <sub>DD</sub> = 3.0 V  • at 25 °C	_	154	235	μА	
I <sub>DD_VLPR</sub>	Very-low-power run mode current— 2 MHz LIRC mode, While(1) loop in flash all peripheral clock disable, 2 MHz core / 0.5 MHz flash, V <sub>DD</sub> = 3.0 V • at 25 °C	l	108	189	μА	
I <sub>DD_VLPR</sub>	Very-low-power run mode current— 2 MHz LIRC mode, While(1) loop in flash all peripheral clock disable, 125 kHz core / 31.25 kHz flash, V <sub>DD</sub> = 3.0 V  • at 25 °C	_	39	120	μА	
I <sub>DD_VLPR</sub>	Very-low-power run mode current— 8 MHz LIRC mode, While(1) loop in flash all peripheral clock disable, 4 MHz core / 1 MHz flash, V <sub>DD</sub> = 3.0 V • at 25 °C	_	249	330	μА	
I <sub>DD_VLPR</sub>	Very-low-power run mode current— 8 MHz LIRC mode, While(1) loop in flash all peripheral clock enable, 4 MHz core / 1 MHz flash, V <sub>DD</sub> = 3.0 V  • at 25 °C	_	337	418	μА	
I <sub>DD_VLPR</sub>	Very-low-power run mode current— 8 MHz LIRC mode, While(1) loop in SRAM in all peripheral clock disable, 4 MHz core / 1 MHz flash, V <sub>DD</sub> = 3.0 V  • at 25 °C	_	416	497	μА	
I <sub>DD_VLPR</sub>	Very-low-power run mode current— 8 MHz LIRC mode, While(1) loop in SRAM all peripheral clock enable, 4 MHz core / 1 MHz flash, V <sub>DD</sub> = 3.0 V  • at 25 °C	_	494	575	μА	
I <sub>DD_VLPR</sub>	Very-low-power run mode current—2 MHz LIRC mode, While(1) loop in SRAM in all peripheral clock disable, 2 MHz core / 0.5 MHz flash, V <sub>DD</sub> = 3.0 V  • at 25 °C	_	166	247	μА	
I <sub>DD_VLPR</sub>	Very-low-power run mode current—2 MHz LIRC mode, While(1) loop in SRAM all peripheral clock disable, 125 kHz core / 31.25 kHz flash, V <sub>DD</sub> = 3.0 V  • at 25 °C	_	50	131	μА	

Table 9. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_VLPR</sub>	Very-low-power run mode current—2 MHz LIRC mode, While(1) loop in SRAM all peripheral clock enable, 2 MHz core / 0.5 MHz flash, V <sub>DD</sub> = 3.0 V  • at 25 °C		208	289	μА	
	Wait mode current—core disabled, 48 MHz system/24 MHz bus, flash disabled (flash doze enabled), all peripheral clocks disabled, MCG_Lite under HIRC mode, V <sub>DD</sub> = 3.0 V	_	1.81	1.89	mA	
	Wait mode current—core disabled, 24 MHz system/12 MHz bus, flash disabled (flash doze enabled), all peripheral clocks disabled, MCG_Lite under HIRC mode, V <sub>DD</sub> = 3.0 V	_	1.22	1.39	mA	
	Very-low-power wait mode current, core disabled, 4 MHz system/ 1 MHz bus and flash, all peripheral clocks disabled, $V_{DD}=3.0\ V$	_	172	182	μА	
	Very-low-power wait mode current, core disabled, 2 MHz system/ 0.5 MHz bus and flash, all peripheral clocks disabled, $V_{\rm DD}=3.0~{\rm V}$		69	76	μА	
I <sub>DD_VLPW</sub>	Very-low-power wait mode current, core disabled, 125 kHz system/ 31.25 kHz bus and flash, all peripheral clocks disabled, $V_{\rm DD}=3.0~{\rm V}$		36	40	μА	
	Partial Stop 2, core and system clock disabled, 12 MHz bus and flash, $V_{DD} = 3.0 \text{ V}$					
			1.81	2.06	mA	
	Partial Stop 2, core and system clock disabled, flash doze enabled, 12 MHz bus, $V_{DD} = 3.0 \text{ V}$					
			1.00	1.25	mA	
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V  • at 25 °C and below	_	161.93	171.82		
	• at 50 °C	_	181.45	191.96		
	• at 85 °C	_	236.29	271.17	μΑ	
	• at 105 °C	_	390.33	465.58		
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V  • at 25 °C and below	_	3.31	5.14		
	• at 50 °C	_	10.43	17.68		
	• at 85 °C	_	34.14	61.06	μA	
	• at 105 °C	_	104.38	164.44	μ, ι	
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 1.8 V  • at 25 °C and below		3.21	5.22		
	• at 50 °C	_	10.26	17.62		
			33.49	60.19		1

Table 9. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• at 85 °C	_	102.92	162.20		
	• at 105 °C					
I <sub>DD_LLS</sub>	Low-leakage stop mode current, all peripheral				_	
	disable, at 3.0 V  • at 25 °C and below		2.06	3.33	μA	
	• at 50 °C	_	4.72	6.85		
	• at 70 °C	_	8.13	13.30		
	• at 85 °C	_	13.34	24.70		
	• at 105 °C	_	41.08	52.43		
I <sub>DD_LLS</sub>	Low-leakage stop mode current with RTC current, at 3.0 V		0.40	0.70	μA	
	at 25 °C and below		2.46	3.73	'	
	• at 50 °C	_	5.12	7.25		
	• at 70 °C		8.53	11.78		
	• at 85 °C	_	13.74	18.91		
	• at 105 °C	_	41.48	52.83		
I <sub>DD_LLS</sub>	Low-leakage stop mode current with RTC current,					3
	at 1.8 V	_	2.35	2.70	μΑ	
	• at 25 °C and below	_	4.91	6.75		
	• at 50 °C	_	8.32	11.78		
	• at 70 °C		13.44	18.21		
	• at 85 °C	_	40.47	51.85		
	• at 105 °C		10.17	01.00		
I <sub>DD_VLLS3</sub>	Very-low-leakage stop mode 3 current, all					
	peripheral disable, at 3.0 V  • at 25 °C and below	_	1.45	1.85	μΑ	
	• at 50 °C	_	3.37	4.39		
	• at 70 °C	_	5.76	8.48		
	• at 85 °C	_	9.72	14.30		
	• at 105 °C	_	30.41	37.50		
I <sub>DD_VLLS3</sub>	Very-low-leakage stop mode 3 current with RTC					3
-DD_AFF93	current, at 3.0 V		2.05	2.45	μΑ	Ŭ
	at 25 °C and below	_	3.97	4.99		
	• at 50 °C	_	6.36	9.08		
	• at 70 °C	_				
	• at 85 °C	_	10.32	14.73		
	• at 105 °C	_	31.01	38.10		

Table 9. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_VLLS3</sub>	Very-low-leakage stop mode 3 current with RTC					3
	current, at 1.8 V  • at 25 °C and below	_	1.96	2.36	μA	
	• at 50 °C	_	3.86	5.67		
	• at 70 °C	_	6.23	8.53		
		_	10.21	13.37		
	• at 85 °C	_	30.25	37.02		
	• at 105 °C					
$I_{DD\_VLLS1}$	Very-low-leakage stop mode 1 current all					
	peripheral disabled at 3.0 V  • at 25 °C and below	_	0.66	0.80		
	• at 50°C	_	1.78	3.87		
	• at 70°C	_	2.55	4.26	μA	
	• at 85°C	_	4.83	6.64		
	• at 105 °C	_	16.42	20.49		
_						
I <sub>DD_VLLS1</sub>	Very-low-leakage stop mode 1 current RTC enabled at 3.0 V					3
	• at 25 °C and below	_	1.26	1.40		
	• at 50°C	_	2.38	4.47		
	• at 70°C	–	3.15	4.86	μA	
	• at 85°C	_	5.43	7.24		
	• at 105 °C	_	17.02	21.09		
I <sub>DD_VLLS1</sub>	Very-low-leakage stop mode 1 current RTC					3
	enabled at 1.8 V	_	1.16	1.30		
	• at 25 °C and below	_	1.96	2.28		
	• at 50°C	_	2.78	3.37	μA	
	• at 70°C	_	4.85	6.88		
	• at 85°C	_	15.78	18.81		
	• at 105 °C			.5.51		
I <sub>DD_VLLS0</sub>	Very-low-leakage stop mode 0 current all					
	peripheral disabled (SMC_STOPCTRL[PORPO] = 0) at 3.0 V					
	• at 25 °C and below	_	0.35	0.47	μA	
	• at 50 °C	_	1.25	1.44		
	• at 70 °C	_	2.53	3.24		
	• at 85 °C	_	4.40	5.24		
	• at 105 °C	_	16.09	19.29		
I <sub>DD_VLLS0</sub>	Very-low-leakage stop mode 0 current all peripheral disabled (SMC_STOPCTRL[PORPO] = 1) at 3 V					

Table 9. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	at 25 °C and below	_	0.18	0.28		
	• at 50 °C	_	1.09	1.31	μΑ	
	• at 70 °C	_	2.25	2.94		
	• at 85 °C	_	4.25	5.10		
	• at 105 °C	_	15.95	19.10		

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 2. MCG\_Lite configured for HIRC mode. CoreMark benchmark compiled using IAR 7.10 with optimization level high, optimized for balanced.
- 3. RTC uses external 32 kHz crystal as clock source, and the current includes ERCLK32K power consumption.

Table 10. Low power mode peripheral adders — typical value

Symbol	Description		7	Tempera	ature (°0	C)		Unit
		-40	25	50	70	85	105	
I <sub>IRC8MHz</sub>	8 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 8 MHz IRC enabled, MCG_SC[FCRDIV]=000b, MCG_MC[LIRC_DIV2]=000b.	93	93	93	93	93	93	μА
I <sub>IRC2MHz</sub>	2 MHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 2 MHz IRC enabled, MCG_SC[FCRDIV]=000b, MCG_MC[LIRC_DIV2]=000b.	29	29	29	29	29	29	μА
I <sub>EREFSTEN4MHz</sub>	External 4 MHz crystal clock adder.  Measured by entering STOP or VLPS mode with the crystal enabled.	206	224	230	238	245	253	μΑ
IEREFSTEN32KHz	External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled.  • VLLS1  • VLLS3  • LLS	440 440	490 490	540 540	560 560	570 570	580 580	
	• LLS • VLPS • STOP	490 510 510	490 560 560	540 560 560	560 560 560	570 610 610	680 680 680	nA
I <sub>LPTMR</sub>	LPTMR peripheral adder measured by placing the device in VLLS1 mode with LPTMR enabled using LPO.	30	30	30	85	100	200	

Table 10. Low power mode peripheral adders — typical value (continued)

Symbol	Description		7	Tempera	ature (°0	C)		Unit
		-40	25	50	70	85	105	
								nA
Ісмр	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.	22	22	22	22	22	22	μА
l <sub>UART</sub>	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.  • IRC8M (8 MHz internal reference clock)  • IRC2M (2 MHz internal reference clock)	114 34	114 34	114 34	114 34	114 34	114 34	μА
Ітем	TPM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source configured for output compare generating 100 Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents.  • IRC8M (8 MHz internal reference clock)  • IRC2M (2 MHz internal reference clock)	147 42	147 42	147 42	147 42	147 42	147 42	μА
I <sub>BG</sub>	Bandgap adder when BGEN bit is set and device is placed in VLPx or VLLSx mode.	45	45	45	45	45	45	μA
I <sub>ADC</sub>	ADC peripheral adder combining the measured values at V <sub>DD</sub> and V <sub>DDA</sub> by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.	330	330	330	330	330	330	μΑ

## 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG-Lite in HIRC for run mode, and LIRC for VLPR mode
- No GPIOs toggled
- Code execution from flash
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA





Figure 2. Run mode supply current vs. core frequency






Figure 3. VLPR mode current vs. core frequency

## 2.2.6 EMC radiated emissions operating behaviors

Table 11. EMC radiated emissions operating behaviors for 64-pin LQFP package

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	11	dΒμV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	12	dΒμV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	10	dΒμV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500-1000	6	dΒμV	
V <sub>RE_IEC</sub>	IEC level	0.15–1000	N		2, 3

<sup>1.</sup> Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement

of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

- 2.  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ ,  $f_{OSC} = IRC48M$ ,  $f_{SYS} = 48 \,\text{MHz}$ ,  $f_{BUS} = 24 \,\text{MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method

### 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

#### 2.2.8 Capacitance attributes

Table 12. Capacitance attributes

Symbo	Description	Min.	Max.	Unit
C <sub>IN</sub>	Input capacitance	_	7	pF

# 2.3 Switching specifications

#### 2.3.1 Device clock specifications

Table 13. Device clock specifications

Symbol	Description	Min.	Max.	Unit
	Normal run mode			
f <sub>SYS</sub>	System and core clock <sup>1</sup>	_	48	MHz
f <sub>BUS</sub>	Bus clock <sup>1</sup>	_	24	MHz
f <sub>FLASH</sub>	Flash clock <sup>1</sup>	_	24	MHz
f <sub>LPTMR</sub>	LPTMR clock	_	24	MHz
	VLPR and VLPS modes <sup>2</sup>			
f <sub>SYS</sub>	System and core clock	_	4	MHz
f <sub>BUS</sub>	Bus clock	_	1	MHz
f <sub>FLASH</sub>	Flash clock	_	1	MHz
f <sub>LPTMR</sub>	LPTMR clock <sup>3</sup>	_	24	MHz

Table 13. Device clock specifications (continued)

Symbol	Description	Min.	Max.	Unit
f <sub>LPTMR_ERCLK</sub>	LPTMR external reference clock	_	16	MHz
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	_	16	MHz
f <sub>TPM</sub>	TPM asynchronous clock	_	8	MHz
f <sub>LPUART0/1</sub>	LPUART0/1 asynchronous clock	_	8	MHz

- 1. The maximum value of system clock, core clock, bus clock, and flash clock under normal run mode can be 3% higher than the specified maximum frequency when IRC 48MHz is used as the clock source.
- The frequency limitations in VLPR and VLPS modes here override any frequency specification listed in the timing specification for any other module. These same frequency limits apply to VLPS, whether VLPS was entered from RUN or from VLPR.
- 3. The LPTMR can be clocked at this speed in VLPR or VLPS only when the source is an external pin.

#### 2.3.2 General switching specifications

These general-purpose specifications apply to all signals configured for GPIO and UART signals.

Table 14. General switching specifications

Description	Min.	Max.	Unit	Notes
GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1
External RESET and NMI pin interrupt pulse width — Asynchronous path	100	_	ns	2
GPIO pin interrupt pulse width — Asynchronous path	16	_	ns	2
Port rise and fall time	_	36	ns	3

- 1. The synchronous and asynchronous timing must be met.
- 2. This is the shortest pulse that is guaranteed to be recognized.
- 3. 75 pF load

## 2.4 Thermal specifications

#### 2.4.1 Thermal operating requirements

Table 15. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>J</sub>	Die junction temperature	-40	125	°C	
T <sub>A</sub>	Ambient temperature	-40	105	°C	1

1. Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed the maximum. The simplest method to determine  $T_J$  is:  $T_J = T_A + R_{\theta JA} \times$  chip power dissipation.

#### 2.4.2 Thermal attributes

Table 16. Thermal attributes

Board type	Symbol	Description	48 QFN	32 QFN	64 LQFP	64 MAPBG A	Unit	Notes
Single-layer (1S)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	86	101	70	50.3	°C/W	1
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	29	33	51	42.9	°C/W	
Single-layer (1S)	R <sub>θЈМА</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	71	84	58	41.4	°C/W	
Four-layer (2s2p)	R <sub>θЈМА</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	24	28	45	38.0	°C/W	
_	R <sub>0JB</sub>	Thermal resistance, junction to board	12	13	33	39.6	°C/W	2
_	R <sub>0JC</sub>	Thermal resistance, junction to case	1.7	1.7	20	27.3	°C/W	3
_	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	2	3	4	0.4	°C/W	4
_	$\Psi_{JB}$	Thermal characterization parameter, junction to package bottom (natural convection)	-	-	-	12.6	°C/W	5

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).
- Thermal characterization parameter indicating the temperature difference between package bottom center and the junction temperature per JEDEC JESD51-12. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

# 3 Peripheral operating requirements and behaviors

#### 3.1 Core modules

#### 3.1.1 SWD electricals

Table 17. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1	_	ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times	_	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	_	ns
J11	SWD_CLK high to SWD_DIO data valid	_	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns




Figure 4. Serial wire clock input timing




Figure 5. Serial wire data timing

# 3.2 System modules

There are no specifications necessary for the device's system modules.

### 3.3 Clock modules

## 3.3.1 MCG-Lite specifications

Table 18. IRC48M specification

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD</sub>	Supply current	_	400	500	μΑ	_
f <sub>IRC</sub>	Output frequency	_	48	_	MHz	_
Δf <sub>irc48m_ol_lv</sub>	Open loop total deviation of IRC48M frequency at low voltage (VDD=1.71V-1.89V) over temperature	_	± 0.5	± 1.5	%f <sub>irc48m</sub>	1
Δf <sub>irc48m_ol_hv</sub>	Open loop total deviation of IRC48M frequency at high voltage (VDD=1.89V-3.6V) over temperature	_	± 0.5	± 1.0	%f <sub>irc48m</sub>	1

Table 18. IRC48M specification (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
Tj	Period jitter (RMS)	_	35	150	ps	_
T <sub>su</sub>	Startup time	_	2	3	μs	_

1. The maximum value represents characterized results equivalent to mean plus or minus three times the standard deviation (mean +/-3sigma).

Table 19. IRC8M/2M specification

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_2M</sub>	Supply current in 2 MHz mode	_	14	17	μΑ	_
I <sub>DD_8M</sub>	Supply current in 8 MHz mode	_	30	35	μΑ	_
f <sub>IRC_2M</sub>	Output frequency	_	2	_	MHz	_
f <sub>IRC_8M</sub>	Output frequency	_	8	_	MHz	_
f <sub>IRC_T_2M</sub>	Output frequency range (trimmed)	_	_	±3	%f <sub>IRC</sub>	_
f <sub>IRC_T_8M</sub>	Output frequency range (trimmed)	_	_	±3	%f <sub>IRC</sub>	_
T <sub>su_2M</sub>	Startup time	_	_	12.5	μs	_
T <sub>su_8M</sub>	Startup time	_	_	12.5	μs	_




Figure 6. IRC8M Frequency Drift vs Temperature curve

## 3.3.2 Oscillator electrical specifications

# 3.3.2.1 Oscillator DC electrical specifications Table 20. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	_	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 4 MHz	_	200	_	μΑ	
	• 8 MHz (RANGE=01)	_	300	_	μΑ	
	• 16 MHz	_	950	_	μΑ	
		_	1.2	_	mA	

Table 20. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• 24 MHz	_	1.5	_	mA	
	• 32 MHz					
I <sub>DDOSC</sub>	Supply current — high gain mode (HGO=1)					1
	• 32 kHz	_	25	_	μΑ	
	• 4 MHz	_	400	_	μΑ	
	• 8 MHz (RANGE=01)	_	500	_	μA	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	_	mA	
C <sub>x</sub>	EXTAL load capacitance	_	_	_		2, 3
C <sub>y</sub>	XTAL load capacitance	_	_	_		2, 3
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	ΜΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	ΜΩ	
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	

V<sub>DD</sub>=3.3 V, Temperature =25 °C
 See crystal or resonator manufacturer's recommendation

- 3.  $C_x$ ,  $C_y$  can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.
- 4. When low power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

# 3.3.2.2 Oscillator frequency specifications Table 21. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f <sub>osc_hi_1</sub>	Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)	_	_	48	MHz	1, 2
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	750	_	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	250	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

- 1. Other frequency limits may apply when external clock is being used as a reference for the FLL
- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- 4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

## 3.4 Memories and memory interfaces

### 3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

### 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 22. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>hvpgm4</sub>	Longword Program high-voltage time	_	7.5	18	μs	_
t <sub>hversscr</sub>	Sector Erase high-voltage time	_	13	113	ms	1
t <sub>hversblk128k</sub>	Erase Block high-voltage time for 128 KB	_	52	452	ms	1

<sup>1.</sup> Maximum time based on expectations at cycling end-of-life.

# 3.4.1.2 Flash timing specifications — commands Table 23. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					1
t <sub>rd1blk128k</sub>	128 KB program flash	_	_	1.7	ms	
t <sub>rd1sec1k</sub>	Read 1s Section execution time (flash sector)	_	_	60	μs	1
t <sub>pgmchk</sub>	Program Check execution time	_	_	45	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	_	_	30	μs	1
t <sub>pgm4</sub>	Program Longword execution time	_	65	145	μs	_
	Erase Flash Block execution time					2
t <sub>ersblk128k</sub>	128 KB program flash	_	88	600	ms	
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	14	114	ms	2
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_	_	1.8	ms	1
t <sub>rdonce</sub>	Read Once execution time	_	_	25	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	65	_	μs	_
t <sub>ersall</sub>	Erase All Blocks execution time	_	175	1300	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	_	30	μs	1
t <sub>ersallu</sub>	Erase All Blocks Unsecure execution time	_	175	1300	ms	2

<sup>1.</sup> Assumes 25 MHz flash clock frequency.

<sup>2.</sup> Maximum times for erase parameters based on expectations at cycling end-of-life.

# 3.4.1.3 Flash high voltage current behaviors Table 24. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	_	2.5	6.0	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

## 3.4.1.4 Reliability specifications

Table 25. NVM reliability specifications

Symbol	Description		Typ. <sup>1</sup>	Max.	Unit	Notes
	Prograi	n Flash				
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years	_
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	_
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K		cycles	2

Typical data retention values are based on measured response accelerated at high temperature and derated to a
constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in
Engineering Bulletin EB619.

### 3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

# 3.6 Analog

#### 3.6.1 ADC electrical specifications

Using differential inputs can achieve better system accuracy than using single-end inputs.

<sup>2.</sup> Cycling endurance represents number of program/erase cycles at −40 °C ≤ T<sub>i</sub> ≤ 125 °C.

# 3.6.1.1 16-bit ADC operating conditions Table 26. 16-bit ADC operating conditions

Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
Supply voltage	Absolute	1.71	_	3.6	V	_
Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )	-100	0	+100	mV	2
Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> )	-100	0	+100	mV	2
ADC reference voltage high		1.13	$V_{DDA}$	$V_{DDA}$	V	3
ADC reference voltage low		$V_{SSA}$	V <sub>SSA</sub>	V <sub>SSA</sub>	V	3
Input voltage	16-bit differential mode	VREFL	_	31/32 × VREFH	V	_
	All other modes	VREFL	_	VREFH		
Input	16-bit mode	_	8	10	pF	_
capacitance	8-bit / 10-bit / 12-bit modes	_	4	5		
Input series resistance		_	2	5	kΩ	_
Analog source resistance (external)	13-bit / 12-bit modes f <sub>ADCK</sub> < 4 MHz	_	_	5	kΩ	4
ADC conversion clock frequency	≤ 13-bit mode	1.0	_	24	MHz	5
ADC conversion clock frequency	16-bit mode	2.0	_	12.0	MHz	5
ADC conversion	≤ 13-bit modes					6
rate	No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	20.000	_	1200	ksps	
ADC conversion	16-bit mode					6
rate	No ADC hardware averaging Continuous conversions enabled, subsequent	37.037	_	461.467	ksps	
	Supply voltage Supply voltage Ground voltage ADC reference voltage high ADC reference voltage low Input voltage  Input capacitance  Input series resistance Analog source resistance (external)  ADC conversion clock frequency ADC conversion rate  ADC conversion	Supply voltage   Absolute   Supply voltage   Delta to V <sub>DD</sub> (V <sub>DD</sub> − V <sub>DDA</sub> )   Ground voltage   Delta to V <sub>SS</sub> (V <sub>SS</sub> − V <sub>SSA</sub> )   ADC reference voltage high   ADC reference voltage low   Input voltage   • 16-bit differential mode   • All other modes   Input capacitance   • 16-bit mode   • 8-bit / 10-bit / 12-bit modes   Input series resistance   Analog source resistance (external)   ADC conversion clock frequency   ADC conversion clock frequency   ADC conversion rate   Signature   ADC conversion clock frequency   ADC conversion clock frequency   ADC conversion rate   ADC conversion continuous conversions enabled, subsequent conversion time   ADC conversion rate   ADC conversion conversion time   ADC conversion rate   ADC conversion conversion time   ADC conversion rate   ADC conversion conversion time   ADC conversion conversions enabled conversions time   ADC conversion conversion time   ADC conversion conversions   Continuous conversions	Supply voltage Absolute 1.71  Supply voltage Delta to V <sub>DD</sub> (V <sub>DD</sub> - V <sub>DDA</sub> ) -100  Ground voltage Delta to V <sub>SS</sub> (V <sub>SS</sub> - V <sub>SSA</sub> ) -100  ADC reference voltage high  1.13  ADC reference voltage low	Supply voltage       Absolute       1.71       —         Supply voltage       Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )       -100       0         Ground voltage       Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> )       -100       0         ADC reference voltage high       1.13       V <sub>DDA</sub> ADC reference voltage low       VSSA       VSSA         Input voltage       • 16-bit differential mode       VREFL       —         • All other modes       VREFL       —         Input capacitance       • 8-bit / 10-bit / 12-bit       —       8         • 8-bit / 10-bit / 12-bit modes       —       2         Input series resistance       —       2       2         Analog source resistance (external)       13-bit / 12-bit modes       —       —         ADC conversion clock frequency       ≤ 13-bit mode       1.0       —         ADC conversion clock frequency       ≤ 13-bit mode       2.0       —         ADC conversion rate       No ADC hardware averaging       20.000       —         ADC conversion rate       16-bit mode       No ADC hardware averaging       37.037       —         ADC conversion rate       16-bit mode       No ADC hardware averaging       37.037       —	Supply voltage	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

<sup>1.</sup> Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.

<sup>2.</sup> DC potential difference.

<sup>3.</sup> VREFH can act as VREF\_OUT when VREFV1 module is enabled.

<sup>4.</sup> This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R<sub>AS</sub>/C<sub>AS</sub> time constant should be kept to < 1 ns.</p>

<sup>5.</sup> To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.

<sup>6.</sup> For guidelines and examples of conversion rate calculation, download the ADC calculator tool.




Figure 7. ADC input impedance equivalency diagram

#### 3.6.1.2 16-bit ADC electrical characteristics

Table 27. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	_	1.7	mA	3
	ADC	• ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz	t <sub>ADACK</sub> =
	asynchronous clock source	• ADLPC = 1, ADHSC = 1	2.4	4.0	6.1	MHz	1/f <sub>ADACK</sub>
f <sub>ADACK</sub>	Clock Source	• ADLPC = 0, ADHSC = 0	3.0	5.2	7.3	MHz	
		• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter for	r sample tim	ies	l		
TUE	Total	12-bit modes	_	±4	±6.8	LSB <sup>4</sup>	5
	unadjusted error	• <12-bit modes	_	±1.4	±2.1		
DNL	Differential non- linearity	12-bit modes	_	±0.7	-1.1 to +1.9	LSB <sup>4</sup>	5
	,	<12-bit modes	_	±0.2	-0.3 to 0.5		
INL	Integral non- linearity	12-bit modes	_	±1.0	-2.7 to +1.9	LSB <sup>4</sup>	5

Table 27. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
		• <12-bit modes	_	±0.5	-0.7 to +0.5		
E <sub>FS</sub>	Full-scale error	12-bit modes	_	-4	-5.4	LSB <sup>4</sup>	V <sub>ADIN</sub> =
		• <12-bit modes	_	-1.4	-1.8		V <sub>DDA</sub> <sup>5</sup>
EQ	Quantization	16-bit modes	_	-1 to 0	_	LSB <sup>4</sup>	
	error	• ≤13-bit modes	_	_	±0.5		
ENOB	Effective	16-bit differential mode				bits	6
	number of bits	• Avg = 32	12.8	14.5		bits	
		• Avg = 4	11.9	13.8	_		
		16-bit single-ended mode			_	bits	
		• Avg = 32				bits	
		• Avg = 4	12.2	13.9	_		
		_	11.4	13.1	_		
SINAD	Signal-to-noise plus distortion	See ENOB	6.02	2 × ENOB +	1.76	dB	
THD	Total harmonic	16-bit differential mode				dB	7
	distortion	• Avg = 32	_	-94	_		
		16-bit single-ended mode		0.5		dB	
		• Avg = 32	_	-85	_		
SFDR	Spurious free	16-bit differential mode			_	dB	7
	dynamic range	• Avg = 32	82	95			
		16-bit single-ended mode	78	90	_	dB	
		• Avg = 32	, 0				
E <sub>IL</sub>	Input leakage error			$I_{ln} \times R_{AS}$		mV	I <sub>In</sub> = leakage current
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	8
V <sub>TEMP25</sub>	Temp sensor voltage	25 °C	706	716	726	mV	8

<sup>1.</sup> All accuracy numbers assume the ADC is calibrated with  $V_{\text{REFH}} = V_{\text{DDA}}$ 

- 2. Typical values assume  $V_{DDA} = 3.0 \text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 2.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.
- 3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4.  $1 LSB = (V_{REFH} V_{REFL})/2^{N}$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
- 8. ADC conversion clock < 3 MHz




Figure 8. Typical ENOB vs. ADC\_CLK for 16-bit differential mode




Figure 9. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode

## 3.6.2 Voltage reference electrical specifications

Table 28. VREF full-range operating requirements

Symbol	Description	Min. Max.		Unit	Notes
$V_{DDA}$	Supply voltage	3.6		V	_
T <sub>A</sub>	Temperature	Operating t range of t	emperature he device	°C	_
CL	Output load capacitance	10	00	nF	1, 2

- 1. C<sub>L</sub> must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.
- 2. The load capacitance should not exceed +/-25% of the nominal specified  $C_L$  value over the operating temperature range of the device.

Table 29 is tested under the condition of setting VREF\_TRM[CHOPEN], VREF\_SC[REGEN] and VREF\_SC[ICOMPEN] bits to 1.

Table 29. VREF full-range operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim at nominal V <sub>DDA</sub> and temperature=25C	1.1915	1.195	1.1977	V	1
V <sub>out</sub>	Voltage reference output — factory trim	1.1584	_	1.2376	V	1
V <sub>out</sub>	Voltage reference output — user trim	1.193	_	1.197	V	1
V <sub>step</sub>	Voltage reference trim step	_	0.5	_	mV	1
V <sub>tdrift</sub>	Temperature drift (Vmax -Vmin across the full temperature range: 0 to 70°C)	_	_	50	mV	1
I <sub>bg</sub>	Bandgap only current	_	_	80	μΑ	1
I <sub>lp</sub>	Low-power buffer current	_	_	360	uA	1
I <sub>hp</sub>	High-power buffer current	_	_	1	mA	1
$\Delta V_{LOAD}$	Load regulation				μV	1, 2
	• current = ± 1.0 mA	_	200	_		
T <sub>stup</sub>	Buffer startup time	_	_	100	μs	_
T <sub>chop_osc_st</sub>	Internal bandgap start-up delay with chop oscillator enabled	_	_	35	ms	_
V <sub>vdrift</sub>	Voltage drift (Vmax -Vmin across the full voltage range)	_	2	_	mV	1

- 1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
- 2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

### Table 30. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>A</sub>	Temperature	0	50	°C	_

#### Table 31. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
$V_{out}$	Voltage reference output with factory trim	1.173	1.225	V	_

## 3.6.3 CMP and 6-bit DAC electrical specifications

Table 32. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply voltage	1.71	_	3.6	V
I <sub>DDHS</sub>	I <sub>DDHS</sub> Supply current, High-speed mode (EN=1, PMODE=1)		_	200	μA
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	_	_	20	μΑ
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub> - 0.3	_	$V_{DD}$	V
V <sub>AIO</sub>	Analog input offset voltage	_	_	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	_	30	_	mV
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> - 0.5	_	_	V
V <sub>CMPOI</sub>	Output low	_	_	0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	_	7	_	μΑ
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

<sup>1.</sup> Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}$ -0.6 V.

<sup>2.</sup> Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.

<sup>3. 1</sup> LSB = V<sub>reference</sub>/64




Figure 10. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)




Figure 11. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

## 3.6.4 12-bit DAC electrical characteristics

# 3.6.4.1 12-bit DAC operating requirements Table 33. 12-bit DAC operating requirements

Symbol	pol Desciption		Max.	Unit	Notes
$V_{DDA}$	Supply voltage		3.6	V	
V <sub>DACR</sub>	Reference voltage	1.13	3.6	V	1
C <sub>L</sub>	Output load capacitance	_	100	pF	2
ΙL	Output load current	_	1	mA	

<sup>1.</sup> The DAC reference can be selected to be  $V_{\text{DDA}}$  or  $V_{\text{REFH}}.$ 

<sup>2.</sup> A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

## 3.6.4.2 12-bit DAC operating behaviors Table 34. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA_DACL</sub>	Supply current — low-power mode	_	_	250	μΑ	
I <sub>DDA_DACH</sub>	Supply current — high-speed mode	_	_	900	μΑ	
t <sub>DACLP</sub>	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode	_	15	30	μs	1
t <sub>CCDACLP</sub>	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	_	0.7	1	μs	1
V <sub>dacoutl</sub>	DAC output voltage range low — high- speed mode, no load, DAC set to 0x000	_	_	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V <sub>DACR</sub> -100	_	V <sub>DACR</sub>	mV	
INL	Integral non-linearity error — high speed mode	_	_	±8	LSB	2
DNL	Differential non-linearity error — V <sub>DACR</sub> > 2 V	_	_	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREF_OUT	_	_	±1	LSB	4
V <sub>OFFSET</sub>	Offset error	_	±0.4	±0.8	%FSR	5
E <sub>G</sub>	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, V <sub>DDA</sub> ≥ 2.4 V	60	_	90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
$T_GE$	Temperature coefficient gain error		0.000421	_	%FSR/C	
Rop	Output resistance (load = $3 \text{ k}\Omega$ )	1	_	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
	High power (SP <sub>HP</sub> )	1.2	1.7	-		
	Low power (SP <sub>LP</sub> )	0.05	0.12	_		
BW	3dB bandwidth				kHz	
	High power (SP <sub>HP</sub> )	550	_	_		
	Low power (SP <sub>LP</sub> )	40	_	_		

- 1. Settling within ±1 LSB
- 2. The INL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV
- 3. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  -100 mV
- 4. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  -100 mV with  $V_{DDA}$  > 2.4 V 5. Calculated by a best fit curve from  $V_{SS}$  + 100 mV to  $V_{DACR}$  100 mV
- 6.  $V_{DDA} = 3.0 \text{ V}$ , reference select set for  $V_{DDA}$  (DACx\_CO:DACRFS = 1), high power mode (DACx\_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device




Figure 12. Typical INL error vs. digital code




Figure 13. Offset at half scale vs. temperature

## 3.7 Timers

See General switching specifications.

## 3.8 Communication interfaces

25

ns

## 3.8.1 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices.

All timing is shown with respect to  $20\%~V_{DD}$  and  $80\%~V_{DD}$  thresholds, unless noted, as well as input signal transitions of 3 ns and a 30 pF maximum load on all SPI pins.

Num. Symbol Description Min. Max. Unit Note f<sub>periph</sub>/2048 1 Frequency of operation Hz  $f_{op}$ f<sub>periph</sub>/2 1 2 SPSCK period 2048 x 2 t<sub>SPSCK</sub> 2 x t<sub>periph</sub> ns tperiph Enable lead time 1/2 3 t<sub>Lead</sub> t<sub>SPSCK</sub> 4 1/2 Enable lag time  $t_{Laq}$ t<sub>SPSCK</sub> 5 Clock (SPSCK) high or low time 1024 x t<sub>periph</sub> - 30 ns twspsck t<sub>periph</sub> 6 Data setup time (inputs) 18  $t_{SU}$ ns 7 Data hold time (inputs) 0  $t_{HI}$ ns 8 Data valid (after SPSCK edge) 15  $t_v$ ns 9 Data hold time (outputs) 0 ns  $t_{HO}$ 10 Rise time input  $t_{RI}$ t<sub>periph</sub> - 25

Table 35. SPI master mode timing on slew rate disabled pads

Fall time input

Rise time output

Fall time output

11

 $t_{FI}$ 

 $t_{RO}$ 

 $t_{FO}$ 

Table 36. SPI master mode timing on slew rate enabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	f <sub>periph</sub> /2048	f <sub>periph</sub> /2	Hz	1
2	t <sub>SPSCK</sub>	000014		2048 x t <sub>periph</sub>	ns	2
3	t <sub>Lead</sub>	Enable lead time	1/2	_	t <sub>SPSCK</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1/2	_	t <sub>SPSCK</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> - 30	1024 x t <sub>periph</sub>	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	96	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	0	_	ns	_


<sup>1.</sup> For SPI0 f<sub>periph</sub> is the bus clock (f<sub>BUS</sub>). For SPI1 f<sub>periph</sub> is the system clock (f<sub>SYS</sub>).

<sup>2.</sup>  $t_{periph} = 1/f_{periph}$ 

Table 36. SPI master mode timing on slew rate enabled pads (continued)


Num.	Symbol	Description	Min.	Max.	Unit	Note
8	t <sub>v</sub>	Data valid (after SPSCK edge)	_	52	ns	_
9	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
10	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> - 25	ns	_
	t <sub>FI</sub>	Fall time input				
11	t <sub>RO</sub>	Rise time output	_	36	ns	_
	t <sub>FO</sub>	Fall time output				

- 1. For SPI0  $f_{periph}$  is the bus clock ( $f_{BUS}$ ). For SPI1  $f_{periph}$  is the system clock ( $f_{SYS}$ ).
- 2.  $t_{periph} = 1/f_{periph}$



- 1. If configured as an output.
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 14. SPI master mode timing (CPHA = 0)



<sup>1.</sup>If configured as output

Figure 15. SPI master mode timing (CPHA = 1)

Table 37. SPI slave mode timing on slew rate disabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	0	f <sub>periph</sub> /4	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>periph</sub>	_	ns	2
3	t <sub>Lead</sub>	Enable lead time	1	_	t <sub>periph</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1	_	t <sub>periph</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> - 30	_	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	2.5	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	3.5	_	ns	_
8	ta	Slave access time	_	t <sub>periph</sub>	ns	3
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>periph</sub>	ns	4
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	31	ns	_
11	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
12	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> - 25	ns	_
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				

<sup>1.</sup> For SPI0  $f_{periph}$  is the bus clock ( $f_{BUS}$ ). For SPI1  $f_{periph}$  is the system clock ( $f_{SYS}$ ).

<sup>2.</sup> LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

<sup>2.</sup>  $t_{periph} = 1/f_{periph}$ 

<sup>3.</sup> Time to data active from high-impedance state

<sup>4.</sup> Hold time to high-impedance state

Table 38.	SPI slave mode	timing on slew	rate enabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	0	f <sub>periph</sub> /4	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>periph</sub>	_	ns	2
3	t <sub>Lead</sub>	Enable lead time	1	_	t <sub>periph</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1	_	t <sub>periph</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> - 30	_	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	2	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	7	_	ns	_
8	ta	Slave access time	_	t <sub>periph</sub>	ns	3
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>periph</sub>	ns	4
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	122	ns	_
11	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
12	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> - 25	ns	_
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	36	ns	_
	t <sub>FO</sub>	Fall time output				

- 1. For SPI0  $f_{periph}$  is the bus clock ( $f_{BUS}$ ). For SPI1  $f_{periph}$  is the system clock ( $f_{SYS}$ ).
- $t_{periph} = 1/f_{periph}$ Time to data active from high-impedance state
- 4. Hold time to high-impedance state




Figure 16. SPI slave mode timing (CPHA = 0)




Figure 17. SPI slave mode timing (CPHA = 1)

## 3.8.2 I<sup>2</sup>C

# 3.8.2.1 Inter-Integrated Circuit Interface (I2C) timing Table 39. I2C timing

Characteristic	Symbol	Standa	rd Mode	Fast	Mode	Unit
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	f <sub>SCL</sub>	0	100	0	400 <sup>1</sup>	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	4	_	0.6	_	μs
LOW period of the SCL clock	t <sub>LOW</sub>	4.7	_	1.25	_	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	4	_	0.6	_	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	4.7	_	0.6	_	μs
Data hold time for I <sup>2</sup> C bus devices	t <sub>HD</sub> ; DAT	0 <sup>2</sup>	3.45 <sup>3</sup>	04	0.9 <sup>2</sup>	μs
Data set-up time	t <sub>SU</sub> ; DAT	250 <sup>5</sup>	_	100 <sup>3</sup> , <sup>6</sup>	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	_	1000	20 +0.1C <sub>b</sub> <sup>7</sup>	300	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	_	300	20 +0.1C <sub>b</sub> <sup>6</sup>	300	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	4	_	0.6	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	4.7	_	1.3	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	N/A	N/A	0	50	ns

#### Peripheral operating requirements and behaviors

- 1. The maximum SCL Clock Frequency in Fast mode with maximum bus loading can be achieved only when using the high drive pins across the full voltage range and when using the normal drive pins and VDD ≥ 2.7 V.
- The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves
  acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL
  lines.
- 3. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 4. Input signal Slew = 10 ns and Output Load = 50 pF
- 5. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 6. A Fast mode  $I^2C$  bus device can be used in a Standard mode  $I^2C$  bus system, but the requirement  $t_{SU; DAT} \ge 250$  ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line  $t_{rmax} + t_{SU; DAT} = 1000 + 250 = 1250$  ns (according to the Standard mode  $I^2C$  bus specification) before the SCL line is released.
- 7.  $C_b = total$  capacitance of the one bus line in pF.

#### To achieve 1MHz I2C clock rates, consider the following recommendations:

- To counter the effects of clock stretching, the I2C baud Rate select bits can be configured for faster than desired baud rate.
- Use high drive pad and DSE bit should be set in PORTx\_PCRn register.
- Minimize loading on the I2C SDA and SCL pins to ensure fastest rise times for the SCL line to avoid clock stretching.
- Use smaller pull up resistors on SDA and SCL to reduce the RC time constant.

		•		
Characteristic	Symbol	Minimum	Maximum	Unit
SCL Clock Frequency	f <sub>SCL</sub>	0	1 <sup>1</sup>	MHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	0.26	_	μs
LOW period of the SCL clock	t <sub>LOW</sub>	0.5	_	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	0.26	_	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	0.26	_	μs
Data hold time for I <sub>2</sub> C bus devices	t <sub>HD</sub> ; DAT	0	_	μs
Data set-up time	t <sub>SU</sub> ; DAT	50	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	20 +0.1C <sub>b</sub>	120	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	20 +0.1C <sub>b</sub> <sup>2</sup>	120	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	0.26	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	0.5	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	0	50	ns

Table 40. I <sup>2</sup>C 1Mbit/s timing

2.  $C_b = total$  capacitance of the one bus line in pF.

<sup>1.</sup> The maximum SCL clock frequency of 1 Mbit/s can support maximum bus loading when using the high drive pins across the full voltage range.




Figure 18. Timing definition for devices on the I<sup>2</sup>C bus

#### 3.8.3 **UART**

See General switching specifications.

# 3.8.4 I2S/SAI switching specifications

This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP] is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

# 3.8.4.1 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Characteristic Min. Unit Num. Max. Operating voltage 1.71 ٧ 3.6 S1 I2S\_MCLK cycle time 40 ns S2 I2S\_MCLK (as an input) pulse width high/low 45% 55% MCLK period S3 I2S\_TX\_BCLK/I2S\_RX\_BCLK cycle time (output) 80 **S4** I2S\_TX\_BCLK/I2S\_RX\_BCLK pulse width high/low 45% BCLK period 55% S5 12S TX BCLK/I2S RX BCLK to I2S TX FS/ 15.5 I2S\_RX\_FS output valid

Table 41. I2S/SAI master mode timing

Table 41. I2S/SAI master mode timing (continued)

Num.	Characteristic	Min.	Max.	Unit
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	_	19	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	26	_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	_	ns




Figure 19. I2S/SAI timing — master modes

Table 42. I2S/SAI slave mode timing

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	_	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	10	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	_	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	_	33	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	10	_	ns

Table 42. I2S/SAI slave mode timing (continued)

Num.	Characteristic	Min.	Max.	Unit
S18	I2S_RXD hold after I2S_RX_BCLK	2	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid1	_	28	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 20. I2S/SAI timing — slave modes

# 3.8.4.2 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.

Table 43. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	62.5	_	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	250	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	45	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	_	45	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	_	ns

Table 43. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)

Num.	Characteristic	Min.	Max.	Unit
	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK		_	ns
	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	_	ns





Figure 21. I2S/SAI timing — master modes

Table 44. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	250	_	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	30	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	_	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	_	87	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	30	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup>	_	72	ns



1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

Figure 22. I2S/SAI timing — slave modes

# 4 Dimensions

# 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
32-pin QFN	98ASA00615D
48-pin QFN	98ASA00616D
64-pin LQFP	98ASS23234W
64-pin MAPBGA	98ASA00420D

# 5 Pinouts and Packaging

# 5.1 KL17 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

#### **NOTE**

VREFH can act as VREF\_OUT when VREFV1 module is enabled.

#### NOTE

It is prohibited to set VREFEN in 32 QFN pin package as 1.2 V on-chip voltage is not available in this package.

64 MAP BGA	48 QFN	32 QFN	64 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
A1	-	1	1	PTE0	DISABLED		PTE0/ CLKOUT32K	SPI1_MISO	LPUART1_ TX	RTC_ CLKOUT	CMP0_OUT	I2C1_SDA	
B1	ı	2	2	PTE1	DISABLED		PTE1	SPI1_MOSI	LPUART1_ RX		SPI1_MISO	I2C1_SCL	
_	1	-	3	VDD	VDD	VDD							
C4	2	-	4	VSS	VSS	VSS							
E1	3	3	5	PTE16	ADC0_DP1/ ADC0_SE1	ADC0_DP1/ ADC0_SE1	PTE16	SPI0_SS	UART2_TX	TPM_ CLKIN0		FXI00_D0	
D1	4	4	6	PTE17	ADC0_DM1/ ADC0_SE5a	ADC0_DM1/ ADC0_SE5a	PTE17	SPI0_SCK	UART2_RX	TPM_ CLKIN1	LPTMR0_ ALT3	FXIO0_D1	
E2	5	5	7	PTE18	ADC0_DP2/ ADC0_SE2	ADC0_DP2/ ADC0_SE2	PTE18	SPI0_MOSI		I2C0_SDA	SPI0_MISO	FXIO0_D2	
D2	6	6	8	PTE19	ADC0_DM2/ ADC0_SE6a	ADC0_DM2/ ADC0_SE6a	PTE19	SPI0_MISO		I2C0_SCL	SPI0_MOSI	FXIO0_D3	
G1	7	_	9	PTE20	ADC0_DP0/ ADC0_SE0	ADC0_DP0/ ADC0_SE0	PTE20		TPM1_CH0	LPUARTO_ TX		FXI00_D4	
F1	8	_	10	PTE21	ADC0_DM0/ ADC0_SE4a	ADC0_DM0/ ADC0_SE4a	PTE21		TPM1_CH1	LPUART0_ RX		FXIO0_D5	
G2	-	_	11	PTE22	ADC0_DP3/ ADC0_SE3	ADC0_DP3/ ADC0_SE3	PTE22		TPM2_CH0	UART2_TX		FXIO0_D6	
F2	-	_	12	PTE23	ADC0_DM3/ ADC0_SE7a	ADC0_DM3/ ADC0_SE7a	PTE23		TPM2_CH1	UART2_RX		FXIO0_D7	
F4	9	7	13	VDDA	VDDA	VDDA							
G4	10	-	14	VREFH	VREFH	VREFH							

64 MAP BGA	48 QFN	32 QFN	64 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
G3	11	-	15	VREFL	VREFL	VREFL							
F3	12	8	16	VSSA	VSSA	VSSA							
H1	13	1	17	PTE29	CMP0_IN5/ ADC0_SE4b	CMP0_IN5/ ADC0_SE4b	PTE29		TPM0_CH2	TPM_ CLKIN0			
H2	14	9	18	PTE30	DAC0_OUT/ ADC0_SE23/ CMP0_IN4	DAC0_OUT/ ADC0_SE23/ CMP0_IN4	PTE30		TPM0_CH3	TPM_ CLKIN1	LPUART1_ TX	LPTMR0_ ALT1	
НЗ	_	-	19	PTE31	DISABLED		PTE31		TPM0_CH4				
H4	15	-	20	PTE24	DISABLED		PTE24		TPM0_CH0		I2C0_SCL		
H5	16	_	21	PTE25	DISABLED		PTE25		TPM0_CH1		I2C0_SDA		
D3	17	10	22	PTA0	SWD_CLK		PTA0		TPM0_CH5				SWD_CLK
D4	18	11	23	PTA1	DISABLED		PTA1	LPUARTO_ RX	TPM2_CH0				
E5	19	12	24	PTA2	DISABLED		PTA2	LPUARTO_ TX	TPM2_CH1				
D5	20	13	25	PTA3	SWD_DIO		PTA3	I2C1_SCL	TPM0_CH0				SWD_DIO
G5	21	14	26	PTA4	NMI_b		PTA4	I2C1_SDA	TPM0_CH1				NMI_b
F5	1	1	27	PTA5	DISABLED		PTA5		TPM0_CH2			I2S0_TX_ BCLK	
H6	_	_	28	PTA12	DISABLED		PTA12		TPM1_CH0			I2S0_TXD0	
G6	1	1	29	PTA13	DISABLED		PTA13		TPM1_CH1			I2S0_TX_FS	
G7	22	15	30	VDD	VDD	VDD							
H7	23	16	31	VSS	VSS	VSS							
Н8	24	17	32	PTA18	EXTAL0	EXTAL0	PTA18		LPUART1_ RX	TPM_ CLKIN0			
G8	25	18	33	PTA19	XTAL0	XTAL0	PTA19		LPUART1_ TX	TPM_ CLKIN1		LPTMR0_ ALT1	
F8	26	19	34	PTA20	RESET_b		PTA20						RESET_b
F7	27	20	35	PTB0/ LLWU_P5	ADC0_SE8	ADC0_SE8	PTB0/ LLWU_P5	I2C0_SCL	TPM1_CH0				
F6	28	21	36	PTB1	ADC0_SE9	ADC0_SE9	PTB1	I2C0_SDA	TPM1_CH1				
E7	29	_	37	PTB2	ADC0_SE12	ADC0_SE12	PTB2	I2C0_SCL	TPM2_CH0				
E8	30	_	38	PTB3	ADC0_SE13	ADC0_SE13	PTB3	I2C0_SDA	TPM2_CH1				
E6	31	-	39	PTB16	DISABLED		PTB16	SPI1_MOSI	LPUART0_ RX	TPM_ CLKIN0	SPI1_MISO		
D7	32	-	40	PTB17	DISABLED		PTB17	SPI1_MISO	LPUART0_ TX	TPM_ CLKIN1	SPI1_MOSI		
D6	-	_	41	PTB18	DISABLED		PTB18		TPM2_CH0	I2S0_TX_ BCLK			
C7	_	_	42	PTB19	DISABLED		PTB19		TPM2_CH1	I2S0_TX_FS			
D8	33	-	43	PTC0	ADC0_SE14	ADC0_SE14	PTC0		EXTRG_IN	audioUSB_ SOF_OUT	CMP0_OUT	I2S0_TXD0	

#### **Pinouts and Packaging**

64 MAP BGA	48 QFN	32 QFN	64 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
C6	34	22	44	PTC1/ LLWU_P6/ RTC_CLKIN	ADC0_SE15	ADC0_SE15	PTC1/ LLWU_P6/ RTC_CLKIN	I2C1_SCL		TPM0_CH0		I2S0_TXD0	
B7	35	23	45	PTC2	ADC0_SE11	ADC0_SE11	PTC2	I2C1_SDA		TPM0_CH1		I2S0_TX_FS	
C8	36	24	46	PTC3/ LLWU_P7	DISABLED		PTC3/ LLWU_P7	SPI1_SCK	LPUART1_ RX	TPM0_CH2	CLKOUT	I2S0_TX_ BCLK	
E3	_	_	47	VSS	VSS	VSS							
E4	ı	1	48	VDD	VDD	VDD							
B8	37	25	49	PTC4/ LLWU_P8	DISABLED		PTC4/ LLWU_P8	SPI0_SS	LPUART1_ TX	TPM0_CH3	I2S0_MCLK		
A8	38	26	50	PTC5/ LLWU_P9	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ ALT2	12S0_RXD0		CMP0_OUT	
A7	39	27	51	PTC6/ LLWU_P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_MOSI	EXTRG_IN	I2S0_RX_ BCLK	SPI0_MISO	I2S0_MCLK	
B6	40	28	52	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_MISO	audioUSB_ SOF_OUT	12S0_RX_FS	SPI0_MOSI		
A6	ı	1	53	PTC8	CMP0_IN2	CMP0_IN2	PTC8	I2C0_SCL	TPM0_CH4	I2S0_MCLK			
B5	-	1	54	PTC9	CMP0_IN3	CMP0_IN3	PTC9	I2C0_SDA	TPM0_CH5	I2S0_RX_ BCLK			
B4	_	_	55	PTC10	DISABLED		PTC10	I2C1_SCL		I2S0_RX_FS			
A5	-	-	56	PTC11	DISABLED		PTC11	I2C1_SDA		I2S0_RXD0			
C3	41	_	57	PTD0	DISABLED		PTD0	SPI0_SS		TPM0_CH0		FXI00_D0	
A4	42	-	58	PTD1	ADC0_SE5b	ADC0_SE5b	PTD1	SPI0_SCK		TPM0_CH1		FXIO0_D1	
C2	43	1	59	PTD2	DISABLED		PTD2	SPI0_MOSI	UART2_RX	TPM0_CH2	SPI0_MISO	FXIO0_D2	
В3	44	1	60	PTD3	DISABLED		PTD3	SPI0_MISO	UART2_TX	TPM0_CH3	SPI0_MOSI	FXIO0_D3	
A3	45	29	61	PTD4/ LLWU_P14	DISABLED		PTD4/ LLWU_P14	SPI1_SS	UART2_RX	TPM0_CH4		FXI00_D4	
C1	46	30	62	PTD5	ADC0_SE6b	ADC0_SE6b	PTD5	SPI1_SCK	UART2_TX	TPM0_CH5		FXIO0_D5	
B2	47	31	63	PTD6/ LLWU_P15	ADC0_SE7b	ADC0_SE7b	PTD6/ LLWU_P15	SPI1_MOSI	LPUARTO_ RX		SPI1_MISO	FXIO0_D6	
A2	48	32	64	PTD7	DISABLED		PTD7	SPI1_MISO	LPUART0_ TX		SPI1_MOSI	FXIO0_D7	
C5	-	_	-	NC	NC	NC							

# 5.2 KL17 Family Pinouts

Figure below shows the 32 QFN pinouts:




Figure 23. 32 QFN Pinout diagram

Figure below shows the 48 QFN pinouts:




Figure 24. 48 QFN Pinout diagram

Figure below shows the 64 MAPBGA pinouts:




Figure 25. 64 MAPBGA Pinout diagram:

Figure below shows the 64 LQFP pinouts:




Figure 26. 64 LQFP Pinout diagram

# 6 Ordering parts

# 6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the Web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers:

### 7 Part identification

## 7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

#### 7.2 Format

Part numbers for this device have the following format:

Q KL## A FFF R T PP CC N

## 7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Table 45. Part number fields descriptions

Field	Description	Values			
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>			
KL##	Kinetis family	• KL17			
A	Key attribute	• Z = Cortex-M0+			
FFF	Program flash memory size				
R	Silicon revision	<ul><li>(Blank) = Main</li><li>A = Revision after main</li></ul>			
Т	Temperature range (°C)	• V = -40 to 105			
PP	Package identifier	<ul> <li>FM = 32 QFN (5 mm x 5 mm)</li> <li>FT = 48 QFN (7 mm x 7 mm)</li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>MP = 64 MAPBGA (5 mm x 5 mm)</li> </ul>			

Table 45. Part number fields descriptions (continued)

Field	Description	Values			
CC	Maximum CPU frequency (MHz)	• 4 = 48 MHz			
N	Packaging type	R = Tape and reel			

# 7.4 Example

This is an example part number:

MKL17Z256VMP4

# 8 Terminology and guidelines

## 8.1 Definitions

Key terms are defined in the following table:

Term	Definition		
Rating	A minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:		
	<ul> <li>Operating ratings apply during operation of the chip.</li> <li>Handling ratings apply when the chip is not powered.</li> </ul>		
	NOTE: The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.		
Operating requirement	A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip		
Operating behavior	A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions		
Typical value	A specified value for a technical characteristic that:		
	<ul> <li>Lies within the range of values specified by the operating behavior</li> <li>Is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions</li> </ul>		
	NOTE: Typical values are provided as design guidelines and are neither tested nor guaranteed.		

# 8.2 Examples

## Operating rating:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	-0.3 TEM	1.2	V

### Operating requirement:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	0.9	1.1	V

## Operating behavior that includes a typical value:


Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10 tank	70	130	μΑ

# 8.3 Typical-value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
$V_{DD}$	3.3 V supply voltage	3.3	V

# 8.4 Relationship between ratings and operating requirements



# 8.5 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

# 9 Revision History

The following table provides a revision history for this document.

Table 46. Revision History

Rev. No.	Date	Substantial Changes
3	09 August 2014	Initial Public release  • Updated Table 9 - Power consumption operating behaviors.  • Added a note related to 32 QFN pin package in Pinouts topic.
4	03 March 2015	<ul> <li>Updated the features and completed the ordering information.</li> <li>Removed thickness dimension from package diagrams.</li> </ul>

Table 46. Revision History (continued)

Rev. No.	Date	Substantial Changes
		<ul> <li>Updated Related Resources table to include Chip Errata resource name and Package Drawing part numbers in the respective rows. Also updated Product Brief resource references.</li> <li>Updated Table 7. Voltage and current operating behaviors. <ul> <li>Specified correct max. value for I<sub>IN</sub>.</li> </ul> </li> <li>Updated Table - 9 Power consumption operating behaviors. <ul> <li>Rows added for IDD for reset pin hold low (I<sub>DD_RESET_LOW</sub>) at 1.7V and 3V.</li> <li>Measurement unit updated for I<sub>DD_VLLS1</sub> from nA to μA.</li> <li>Footnote 1 was moved in the beginning of the table as text.</li> </ul> </li> <li>Added Table - 11 EMC radiated emissions operating behaviors for 64-pin LQFP package under section 2.2.6.</li> <li>Updated Table - 18 (IRC48M specification) and Table - 19 (IRC8M/2M specification) under section 3.3.1 - 'MCG-Lite specifications'.</li> <li>Removed supply voltage (V<sub>DD</sub>), temperature range (T), untrimmed (f<sub>IRC_UT</sub>), trim function (Δf<sub>IRC_C</sub>, Δf<sub>IRC_F</sub>) data from Table - 18 (IRC48M specification).</li> <li>Removed supply voltage (V<sub>DD</sub>), temperature range (T) data from Table - 19 (IRC8M/2M specification).</li> <li>Added Figure 6. IRC8M Frequency Drift vs Temperature curve after Table - 19 (IRC8M/2M specification).</li> <li>Updated Table 29. VREF full-range operating behaviors.</li> <li>Removed T<sub>chop_osc_stup</sub> parameter.</li> <li>Added ValeF specifications (V<sub>REFH</sub> and V<sub>REFL</sub>) to Table 26. 16-bit ADC operating conditions.</li> <li>Removed note: "This device does not have the USB_CLKIN signal available."</li> </ul>
5	12 August 2015	<ul> <li>In Table 9. Power consumption operating behaviors:         <ul> <li>Updated Max. values of I<sub>DD_WAIT</sub>, I<sub>DD_VLPW</sub>, I<sub>DD_STOP</sub>, I<sub>DD_VLPS</sub>, I<sub>DD_VLPS</sub>, I<sub>DD_VLLS</sub>, I<sub>DD_VLP</sub>, I<sub>DD_VLP</sub>,</li></ul></li></ul>



How to Reach Us:

**Home Page:** 

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, Energy Efficient Solutions logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

©2014-2015 Freescale Semiconductor, Inc.

