

Freescale Semiconductor, Inc.

Data Sheet: Advance Information


KV11P64M75 Rev. 3, 06/2015

Kinetis V Series KV10 and KV11, 128/64 KB Flash

75 MHz Cortex-M0+ Based Microcontroller

The Kinetis V Series KV11x MCU family is built on ARM Cortex-M0+ core and enabled by innovative 90nm thin film storage (TFS) flash process technology. The KV11x is an extension of the existing KV10x family providing increased memory, higher pin count, additional FTMs and a FlexCAN serial interface. KV11x is ideal for industrial motor control applications, inverters, and low-end power conversion applications.

MKV11Z128VXX7 MKV11Z64VXX7 MKV10Z64VXX7 MKV10Z128VXX7



Performance

• Up to 75 MHz ARM Cortex-M0+ based core

Memories and memory interfaces

- Up to 128 KB of program flash memory
- Up to 16 KB of RAM

System peripherals

- Nine low-power modes to provide power optimization based on application requirements
- 8-channel DMA controller
- SWD interface and Micro Trace buffer
- Bit Manipulation Engine (BME)
- · External watchdog timer
- · Advanced independent clocked watchdog
- Memory Mapped Divide and Square Root (MMDVSQ) module

Clocks

- 32-40 kHz or 4-32 MHz external crystal oscillator
- Multipurpose clock generator (MCG) with frequencylocked loop referencing either internal or external reference clock

Security and integrity modules

- 80-bit unique identification (ID) number per chip
- · Hardware CRC module
- 1. Available only on KV11 parts

Communication interfaces

- · One 16-bit SPI module
- One I2C module
- · Two UART modules
- One FlexCAN module¹

Timers

- Programmable delay block
- Two 6-channel FlexTimers (FTM) for motor control/ general purpose applications
- Four 2-channel FlexTimers (FTM) with quadrature decoder functionality
- 16-bit low-power timer (LPTMR)

Operating Characteristics

- Voltage range: 1.71 to 3.6 V
- Flash write voltage range: 1.71 to 3.6 V
- Temperature range (ambient): -40 to 105°C

Analog modules

- Two 16-bit SAR ADCs
- 12-bit DAC
- Two analog comparators (ACMP) containing a 6-bit DAC and programmable reference input

Human-machine interface

• General-purpose I/O





Ordering Information ¹

Part Number	Mer	Memory		Maximum number of	
	Flash (KB)	SRAM (KB)		I/O's	
MKV11Z128VLH7	128	16	Yes	54	
MKV11Z128VLF7	128	16	Yes	40	
MKV11Z128VLC7 ²	128	16	Yes	28	
MKV11Z128VFM7	128	16	Yes	28	
MKV11Z64VLH7	64	16	Yes	54	
MKV11Z64VLF7	64	16	Yes	40	
MKV11Z64VLC7 ²	64	16	Yes	28	
MKV11Z64VFM7	64	16	Yes	28	
MKV10Z64VLH7	64	16	No	54	
MKV10Z64VLF7	64	16	No	40	
MKV10Z64VLC7 ²	64	16	No	28	
MKV10Z64VFM7	128	16	No	28	
MKV10Z128VLH7	128	16	No	54	
MKV10Z128VLF7	128	16	No	40	
MKV10Z128VLC7 ²	128	16	No	28	
MKV10Z128VFM7	128	16	No	28	

- 1. To confirm current availability of ordererable part numbers, go to http://www.freescale.com and perform a part number search.
- 2. The 32-pin LQFP package supporting this part number is not yet available, however it is included in a Package Your Way program for Kinetis MCUs. Please visit http://www.freescale.com/KPYW for more details.

Related Resources

Туре	Description
Selector Guide	The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.
Package drawing	Package dimensions are provided in package drawings.






Figure 1. KV11 block diagram



Table of Contents

1	Rati	ngs		. 5
	1.1	Therma	al handling ratings	. 5
	1.2	Moistu	re handling ratings	5
	1.3	ESD ha	andling ratings	.5
	1.4	Voltage	e and current operating ratings	5
2	Gen	eral		6
	2.1	AC ele	ctrical characteristics	.6
	2.2	Nonsw	itching electrical specifications	.7
		2.2.1	Voltage and current operating requirements	. 7
		2.2.2	LVD and POR operating requirements	.8
		2.2.3	Voltage and current operating behaviors	.9
		2.2.4	Power mode transition operating behaviors	. 9
		2.2.5	KV11x Power consumption operating behaviors	.10
		2.2.6	EMC radiated emissions operating behaviors	. 16
		2.2.7	Designing with radiated emissions in mind	.17
		2.2.8	Capacitance attributes	.17
	2.3	Switch	ing specifications	.17
		2.3.1	Device clock specifications	.17
		2.3.2	General switching specifications	. 18
	2.4	Therma	al specifications	. 19
		2.4.1	Thermal operating requirements	. 19
		2.4.2	Thermal attributes	.19
3	Peri	pheral o	pperating requirements and behaviors	. 20
	3.1	Core m	nodules	. 20
		3.1.1	SWD Electricals	.20
	3.2	System	n modules	. 21
	3.3	Clock r	modules	. 21
		3.3.1	MCG specifications	.21
		3.3.2	Oscillator electrical specifications	.23
	3.4	Memor	ries and memory interfaces	25
		3.4.1	Flash electrical specifications	. 25
	3.5	Securit	ty and integrity modules	27
	3.6	Analog		27
		004	ADO stantification of the stant	07

11g3			0.0.2	OWN and o bit BAO electrical specifications.	0 1
Therm	al handling ratings5		3.6.3	12-bit DAC electrical characteristics	33
Moistu	re handling ratings5	3.7	Timers	5	36
ESD h	andling ratings5	3.8	Comm	unication interfaces	36
Voltag	e and current operating ratings5		3.8.1	DSPI switching specifications (limited voltage)
eral	6			range)	36
AC ele	ectrical characteristics6		3.8.2	DSPI switching specifications (full voltage	
Nonsw	vitching electrical specifications7			range)	39
2.2.1	Voltage and current operating requirements7		3.8.3	I2C	43
2.2.2	LVD and POR operating requirements8		3.8.4	UART	43
2.2.3	Voltage and current operating behaviors9	4 Dim	ension	S	43
2.2.4	Power mode transition operating behaviors9	4.1	Obtain	ing package dimensions	43
2.2.5	KV11x Power consumption operating behaviors.10	5 Pin	out		44
2.2.6	EMC radiated emissions operating behaviors 16	5.1	KV11	Signal Multiplexing and Pin Assignments	44
2.2.7	Designing with radiated emissions in mind17	5.2	KV11	Pinouts	47
2.2.8	Capacitance attributes17	6 Ord	lering pa	arts	50
Switch	ing specifications17	6.1	Deterr	nining valid orderable parts	50
2.3.1	Device clock specifications17	7 Par	t identif	ication	50
2.3.2	General switching specifications	7.1	Descri	ption	51
Therm	al specifications19	7.2	Forma	t	51
2.4.1	Thermal operating requirements	7.3	Fields		51
2.4.2	Thermal attributes19	7.4	Examp	ole	51
pheral	operating requirements and behaviors20	8 Ter	minolog	y and guidelines	52
Core n	nodules20	8.1	Definit	ion: Operating requirement	52
3.1.1	SWD Electricals20	8.2	Definit	ion: Operating behavior	52
Systen	n modules21	8.3	Definit	ion: Attribute	52
Clock	modules21	8.4	Definit	ion: Rating	53
3.3.1	MCG specifications21	8.5	Result	of exceeding a rating	53
3.3.2	Oscillator electrical specifications23	8.6	Relation	onship between ratings and operating	
Memo	ries and memory interfaces25		require	ements	54
3.4.1	Flash electrical specifications25	8.7		ines for ratings and operating requirements	
Securi	ty and integrity modules27	8.8	Definit	ion: Typical value	55
Analog	j27	8.9	Typica	Il Value Conditions	56
3.6.1	ADC electrical specifications27	9 Rev	ision hi	story	56



1 Ratings

1.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	- 55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

1.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

 Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

1.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V_{HBM}	Electrostatic discharge voltage, human-body model	-2000	+2000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 105 °C	-100	+100	mA	

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

1.4 Voltage and current operating ratings



General

Symbol	Description	Min.	Max.	Unit
V_{DD}	Digital supply voltage	-0.3	3.8	V
I _{DD}	Digital supply current	_	120	mA
V _{IO}	Digital pin input voltage (except open drain pins)	-0.3	VDD + 0.3 ¹	V
	Open drain pins (PTC6 and PTC7)	-0.3	5.5	V
I _D	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V_{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V

^{1.} Maximum value of V_{IO} (except open drain pins) must be 3.8 V.

2 General

Electromagnetic compatibility (EMC) performance depends on the environment in which the MCU resides. Board design and layout, circuit topology choices, location, characteristics of external components, and MCU software operation play a significant role in EMC performance.


See the following applications notes available on freescale.com for guidelines on optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers
- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers
- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU-Based Systems

2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.





The midpoint is V_{IL} + $(V_{IH} - V_{IL}) / 2$

Figure 2. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume:

- 1. output pins
 - have $C_L = 30pF$ loads,
 - are slew rate disabled, and
 - are normal drive strength

2.2 Nonswitching electrical specifications

2.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V _{DD}	Supply voltage	1.71	3.6	V	
V_{DDA}	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V _{DD} -to-V _{DDA} differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	V _{SS} -to-V _{SSA} differential voltage	-0.1	0.1	V	
V _{IH}	Input high voltage				
	• 2.7 V ≤ V _{DD} ≤ 3.6 V	$0.7 \times V_{DD}$	_	V	
	• 1.71 V ≤ V _{DD} ≤ 2.7 V	$0.75 \times V_{DD}$	_	V	
V _{IL}	Input low voltage				
	• 2.7 V ≤ V _{DD} ≤ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• 1.71 V ≤ V _{DD} ≤ 2.7 V	_	$0.3 \times V_{DD}$	V	
V _{HYS}	Input hysteresis	$0.06 \times V_{DD}$	_	V	
l _{ICIO}	Pin negative DC injection current—single pin • V _{IN} < V _{SS} =0.3V	-5	_	mA	1



Table 1. Voltage and current operating requirements (continued)

Symbol	Description	Min.	Max.	Unit	Notes
	Contiguous pin DC injection current—regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins • Negative current injection	-25	_	mA	
V_{RAM}	V _{DD} voltage required to retain RAM	1.2	_	V	

^{1.} All I/O pins are internally clamped to V_{SS} through an ESD protection diode. There is no diode connection to V_{DD} . If V_{IN} greater than V_{IO_MIN} (= V_{SS} -0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed, then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R = $(V_{IO_MIN} - V_{IN})/I_{ICIO}$.

2.2.2 LVD and POR operating requirements

Table 2. V_{DD} supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{POR}	Falling V _{DD} POR detect voltage	0.8	1.1	1.5	V	
V _{LVDH}	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
	Low-voltage warning thresholds — high range					1
V _{LVW1H}	Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	
V _{LVW2H}	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
V _{LVW3H}	Level 3 falling (LVWV=10)	2.82	2.90	2.98	V	
V _{LVW4H}	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V _{HYSH}	Low-voltage inhibit reset/recover hysteresis — high range	_	±60	_	mV	
V _{LVDL}	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
V _{LVW1L}	Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
V _{LVW2L}	Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
V _{LVW3L}	Level 3 falling (LVWV=10)	1.94	2.00	2.06	V	
V _{LVW4L}	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V _{HYSL}	Low-voltage inhibit reset/recover hysteresis — low range	_	±40	_	mV	
V _{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	
t _{LPO}	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

^{1.} Rising thresholds are falling threshold + hysteresis voltage



2.2.3 Voltage and current operating behaviors

Table 3. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V _{OH}	Output high voltage — Normal drive pad				
	All port pins, except PTC6 and PTC7	V _{DD} - 0.5	_	V	
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -5 \text{ mA}$	V _{DD} – 0.5	_	V	
	• $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OH} = -1.5 \text{ mA}$				
V _{OH}	Output high voltage — High drive pad				
	PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6,	V _{DD} – 0.5	_	V	
	PTD7 pins	V _{DD} – 0.5	_	V	
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -18 \text{ mA}$				
	• 1.71 V \leq V _{DD} \leq 2.7 V, I _{OH} = -6 mA				
I _{OHT}	Output high current total for all ports	_	100	mA	
V _{OL}	Output low voltage — Normal drive pad				
	All port pins	_	0.5	V	
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 5 \text{ mA}$	_	0.5	V	
	• 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 1.5 mA				
V _{OL}	Output low voltage — High drive pad				
	PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6,	_	0.5	V	
	PTD7 pins	_	0.5	V	
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 18 \text{ mA}$				
	• 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 6 mA				
I _{OLT}	Output low current total for all ports	_	100	mA	
I _{IN}	Input leakage current (per pin) for full temperature range	_	1	μА	
I _{IN}	Input leakage current (per pin) at 25 °C	_	0.025	μΑ	1
I _{IN}	Input leakage current (total all pins) for full temperature range	_	41	μА	1
l _{OZ}	Hi-Z (off-state) leakage current (per pin)	_	1	μΑ	
R _{PU}	Internal pullup resistors	20	50	kΩ	2

^{1.} Measured at $V_{DD} = 3.6 \text{ V}$

^{2.} Measured at V_{DD} supply voltage = V_{DD} min and Vinput = V_{SS}



2.2.4 Power mode transition operating behaviors

All specifications except t_{POR} and VLLSx \rightarrow RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 75 MHz
- Bus and flash clock = 25 MHz
- FEI clock mode

Table 4. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{POR}	After a POR event, amount of time from the point V _{DD} reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.	_	_	300	μs	
	• VLLS0 → RUN	_	123	132	μs	
	• VLLS1 → RUN	_	123	132	μs	
	• VLLS3 → RUN	_	67	72	μs	
	• VLPS → RUN	_	4	5	μs	
	• STOP → RUN	_	4	5	μs	

2.2.5 KV11x Power consumption operating behaviors

Table 5. KV11x power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA}	Analog supply current	_	_	5	mA	1
I _{DD_RUN}	Run mode current — all peripheral clocks disabled, code executing from flash					Target IDD
	• at 1.8 V 50 MHz (25 MHz Bus)	_	5.3	6.2	mA	
	• at 3.0 V 50 MHz (25 MHz Bus)	_	5.4	6.3	mA	
	 at 1.8 V 75 MHz (25 MHz Bus) at 3.0 V 75 MHz (25 MHz Bus) 	_	7.2	8.3	mA	
	,	_	7.3	8.3	mA	
I _{DD_RUN}	Run mode current — all peripheral clocks enabled, code executing from flash					Target IDD



Table 5. KV11x power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• at 1.8 V 50 MHz	_	8.5	9.7	mA	
	• at 3.0 V 50 MHz	_	8.5	9.8	mA	
	• at 1.8 V 75 MHz	_	11.6	13.0	mA	
	• at 3.0 V 75 MHz	_	11.7	13.2	mA	
I _{DD_WAIT}	Wait mode high frequency 75 MHz current at 3.0 V — all peripheral clocks disabled	_	4	_	mA	_
I _{DD_WAIT}	Wait mode reduced frequency 50 MHz current at 3.0 V — all peripheral clocks disabled	_	3.4	_	mA	_
I _{DD_VLPR}	Very-Low-Power Run mode current 4 MHz at 3.0 V — all peripheral clocks disabled	_	268	_	μА	4 MHz CPU speed, 1 MHz bus speed.
I _{DD_VLPR}	Very-Low-Power Run mode current 4 MHz at 3.0 V — all peripheral clocks enabled	_	437	_	μА	4 MHz CPU speed, 1 MHz bus speed.
I _{DD_VLPW}	Very-Low-Power Wait mode current at 3.0 V — all peripheral clocks enabled	_	348.9	_	μА	4 MHz CPU speed, 1 MHz bus speed.
I _{DD_VLPW}	Very-Low-Power Wait mode current at 3.0 V — all peripheral clocks disabled	_	173.4	_	μА	4 MHz CPU speed, 1 MHz bus speed.
I _{DD_STOP}	Stop mode current at 3.0 V					_
	• -40 °C to 25 °C	_	248	286		
	• at 50 °C	_	269	_	μΑ	
	• at 70 °C	_	290	_		
	• at 85 °C	_	319	_		
	• at 105 °C	_	386	_		
I _{DD_VLPS}	Very-Low-Power Stop mode current at 3.0 V					_
	• -40 °C to 25 °C	_	1.9	_		
	• at 50 °C	_	6	_		
	• at 70 °C	_	12.7	_	μΑ	
	• at 85 °C	_	23.5	_		
	• at 105 °C	_	47.6	_		
I _{DD_VLLS3}	Very-Low-Leakage Stop mode 3 current at 3.0 V				μΑ	_
	• -40 °C to 25 °C	_	1.24	_		
	• at 50 °C	_	1.9	_		
	• at 70 °C	_	3.4	_		
		_	5.7	_		



Table 5. KV11x power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• at 85 °C	_	11.3	_		
	• at 105 °C					
I _{DD_VLLS1}	Very-Low-Leakage Stop mode 1 current at 3.0				μΑ	_
	V • -40°C to 25°C	_	0.746	_		
	• at 50°C	_	0.8	_		
	• at 70°C	_	1.5	_		
	• at 85°C	_	2.7	_		
	• at 105°C	_	5.9	_		
I _{DD_VLLS0}	Very-Low-Leakage Stop mode 0 current (SMC_STOPCTRL[PORPO] = 0) at 3.0 V • -40 °C to 25 °C				μΑ	_
	• at 50 °C	_	0.273	_		
	• at 70 °C	_	0.515	_		
	• at 85 °C	_	1.2	_		
	• at 105 °C	_	2.39	_		
	- at 103 C	_	5.59	_		
I _{DD_VLLS0}	Very-Low-Leakage Stop mode 0 current (SMC_STOPCTRL[PORPO] = 1) at 3.0 V • -40 °C to 25 °C				μΑ	2
	• at 50 °C	_	0.14	_		
	• at 70 °C	_	0.34	_		
	• at 85 °C	_	1.02	_		
	• at 105 °C	_	2.21	_		
	33	_	5.41	_		

^{1.} The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.

Table 6. Low power mode peripheral adders — typical value

Symbol	Description	Temperature (°C)						Unit
		-40	25	50	70	85	105	
I _{IREFSTEN4MHz}	4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled.	56	56	56	56	56	56	μA
IREFSTEN32KHz	32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled.	52	52	52	52	52	52	μA

^{2.} No brownout



Table 6. Low power mode peripheral adders — typical value (continued)

Symbol	Description			Tempera	ature (°C	;)		Unit
		-40	25	50	70	85	105	
lerefsten4mHz	External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.	206	228	237	245	251	258	uA
I _{EREFSTEN32KHz}	External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled.	440	490	540	560	570	580	
	VLLS1	440	490	540	560	570	580	nA
	VLLS3	510	560	560	560	610	680	
	VLPS	510	560	560	560	610	680	
	STOP							
Ісмр	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.	22	22	22	22	22	22	μА
l _{UART}	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.	66	66	66	66	66	66	
	MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	μΑ
	OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	
I _{SPI}	SPI peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.	66	66	66	66	66	66	uА
	MCGIRCLK (4 MHz internal reference clock)	00	00	00	00	00	00	μА
	OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	
I _{I2C}	I2C peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.	66	66	66	66	66	66	^
	MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	μΑ
	OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	



Table 6. Low power mode peripheral adders — typical value (continued)

Symbol	Description			Tempera	ature (°C			Unit
		-40	25	50	70	85	105	
I _{FTM}	FTM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source configured for output compare generating 100Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents.							μА
	MCGIRCLK (4 MHz internal reference clock)	150	150	150	150	150	150	μπ
	OSCERCLK (4 MHz external crystal)	300	300	300	320	340	350	
I _{BG}	Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.	45	45	45	45	45	45	μA
I _{ADC}	ADC peripheral adder combining the measured values at VDD and VDDA by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.	366	366	366	366	366	366	μА
I _{WDOG}	WDOG peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.							
	MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	μA
	OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	

2.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE for run mode (except for 75 MHz which is in FEE mode), and BLPE for VLPR mode
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA






Figure 3. Run mode supply current vs. core frequency






Figure 4. VLPR mode current vs. core frequency

EMC radiated emissions operating behaviors

Table 7. EMC radiated emissions operating behaviors

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	15	dΒμV	1, 2
V _{RE2}	Radiated emissions voltage, band 2	50–150	17	dΒμV	
V _{RE3}	Radiated emissions voltage, band 3	150–500	12	dΒμV	
V _{RE4}	Radiated emissions voltage, band 4	500-1000	4	dΒμV	
V _{RE_IEC}	IEC level	0.15–1000	М	_	2, 3

^{1.} Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions - TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code.



The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

- 2. $V_{DD} = 3.3 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$, $f_{OSC} = 10 \,\text{MHz}$ (crystal), $f_{SYS} = 75 \,\text{MHz}$, $f_{BUS} = 25 \,\text{MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method

2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

2.2.8 Capacitance attributes

Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C _{IN_A}	Input capacitance: analog pins	_	7	pF
C _{IN_D}	Input capacitance: digital pins		7	pF

2.3 Switching specifications

2.3.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mod	de	•		
f _{SYS}	System and core clock	_	48	MHz	
f _{BUS}	Bus clock	_	24	MHz	
f _{FLASH}	Flash clock	_	24	MHz	
f _{LPTMR}	LPTMR clock	_	24	MHz	
	High Speed run m	node			
f _{SYS}	System and core clock	_	75	MHz	
f _{BUS}	Bus clock	_	25	MHz	
f _{FLASH}	Flash clock	_	25	MHz	
f _{LPTMR}	LPTMR clock	_	25	MHz	



Table 9. Device clock specifications (continued)

Symbol	Description	Min.	Max.	Unit	Notes
f _{FTM}	FTM clock	_	75	MHz	
	VLPR mode				
f _{SYS}	System and core clock	_	4	MHz	
f _{BUS}	Bus clock	_	1	MHz	
f _{FLASH}	Flash clock	_	1	MHz	
f _{LPTMR}	LPTMR clock	_	25	MHz	
f _{ERCLK}	External reference clock	_	16	MHz	
f _{LPTMR_pin}	LPTMR clock	_	25	MHz	
f _{LPTMR_ERCL} K	LPTMR external reference clock	_	16	MHz	
f _{osc_hi_2}	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	_	16	MHz	

2.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and I²C signals.

Table 10. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1
	External RESET and NMI pin interrupt pulse width — Asynchronous path	100	_	ns	2
	GPIO pin interrupt pulse width — Asynchronous path	16	_	ns	2
	Port rise and fall time				3
	Fast slew rate				
	1.71≤ VDD ≤ 2.7 V	_	8	ns	
	2.7 ≤ VDD ≤ 3.6 V	_	7	ns	
	Port rise and fall time				
	Slow slew rate				
	1.71≤ VDD ≤ 2.7 V	_	15	ns	
	2.7 ≤ VDD ≤ 3.6 V	_	25	ns	

^{1.} The greater synchronous and asynchronous timing must be met.

^{2.} This is the shortest pulse that is guaranteed to be recognized.

^{3.} For high drive pins with high drive enabled, load is 75pF; other pins load (low drive) is 25pF.



2.4 Thermal specifications

2.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T _J	Die junction temperature	-40	125	°C
T _A	Ambient temperature ¹	-40	105	°C

1. Maximum T_A can be exceeded only if the user ensures that T_J does not exceed maximum T_J . The simplest method to determine T_J is:

2.4.2 Thermal attributes

Table 12. Thermal attributes

Board type	Symb ol	Description	64 LQFP	48 LQFP	32 LQFP	32 QFN	Unit	Notes
Single-layer (1S)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	64	81	85	98	°C/W	1
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	46	57	57	34	°C/W	
Single-layer (1S)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	52	68	72	82	°C/W	
Four-layer (2s2p)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./min. air speed)	39	51	50	28	°C/W	
_	$R_{\theta JB}$	Thermal resistance, junction to board	28	35	33	14	°C/W	2
_	$R_{\theta JC}$	Thermal resistance, junction to case	15	25	25	2.5	°C/W	3
_	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	2	7	7	8	°C/W	4

^{1.} Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).

 $T_J = T_A + R_{\theta JA} x$ chip power dissipation



Peripheral operating requirements and behaviors

- 2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

3 Peripheral operating requirements and behaviors

3.1 Core modules

3.1.1 SWD Electricals

Table 13. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1	_	ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times	_	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	_	ns
J11	SWD_CLK high to SWD_DIO data valid	_	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns




Figure 5. Serial wire clock input timing






Figure 6. Serial wire data timing

3.2 System modules

There are no specifications necessary for the device's system modules.

3.3 Clock modules

3.3.1 MCG specifications

Table 14. MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{ints_ft}	Internal reference frequency (slow clock) — factory trimmed at nominal V _{DD} and 25 °C	_	32.768	_	kHz	
f _{ints_t}	Internal reference frequency (slow clock) — user trimmed	31.25	_	39.0625	kHz	
$\Delta_{fdco_res_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	_	± 0.3	± 0.6	%f _{dco}	1



Table 14. MCG specifications (continued)

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
Δf_{dco_t}		trimmed average DCO output oltage and temperature	_	+0.5/-0.7	±2	%f _{dco}	1, 2
Δf_{dco_t}		trimmed average DCO output ted voltage and temperature	_	± 0.4	± 1.5	%f _{dco}	1, 2
f _{intf_ft}		frequency (fast clock) — t nominal V _{DD} and 25 °C	_	4	_	MHz	
Δf _{intf_ft}	(fast clock) over to	ion of internal reference clock emperature and voltage — t nominal V _{DD} and 25 °C	_	+1/-2	± 3	%f _{intf_ft}	2
f _{intf_t}		frequency (fast clock) — ominal V _{DD} and 25 °C	3	_	5	MHz	
f_{loc_low}	Loss of external of RANGE = 00	lock minimum frequency —	(3/5) x f _{ints_t}	_	_	kHz	
f _{loc_high}	Loss of external of RANGE = 01, 10,	lock minimum frequency — or 11	(16/5) x f _{ints_t}	_	_	kHz	
		Fl	-L				
f _{fII_ref}	FLL reference free	quency range	31.25	_	39.0625	kHz	
f _{dco}	DCO output frequency range	Low range (DRS = 00, DMX32 = 0)	20	20.97	25	MHz	3, 4
		640 × f _{fll_ref}					-
		Mid range (DRS = 01, DMX32 = 0)	40	41.94	48	MHz	
		$1280 \times f_{fll_ref}$					
		Mid range (DRS = 10, DMX32 = 0)	60	62.915	75	MHz	
		1920 x f _{fll_ref}					
f _{dco_t_DMX3}	DCO output frequency	Low range (DRS = 00, DMX32 = 1)	_	23.99	_	MHz	5
		732 × f _{fll ref}					
		Mid range (DRS = 01, DMX32 = 1)	_	47.97	_	MHz	
		1464 × f _{fII_ref}					
		Mid range (DRS = 10, DMX32 = 1)	_	71.991	-	MHz	-
		2197 × f _{fII_ref}					
J _{cyc_fll}	FLL period jitter		_	180	_	ps	7
-,0	• f _{VCO} = 75 M	lHz				-	
t _{fll_acquire}		ncy acquisition time		_	1	ms	8

^{1.} This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode)

^{2.} The deviation is relative to the factory trimmed frequency at nominal V_{DD} and 25 °C, f_{ints_ft} .

^{3.} These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 0.



- The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation (Δf_{dco t}) over voltage and temperature must be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification is based on standard deviation (RMS) of period or frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or there is a change from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

3.3.2 Oscillator electrical specifications

3.3.2.1 Oscillator DC electrical specifications Table 15. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{DD}	Supply voltage	1.71	_	3.6	V	
I _{DDOSC}	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 4 MHz	_	200	_	μΑ	
	• 8 MHz	_	300	_	μΑ	
	• 16 MHz	_	950	_	μΑ	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
I _{DDOSC}	Supply current — high gain mode (HGO=1)					1
	• 4 MHz	_	500	_	μA	
	• 8 MHz	_	600	_	μA	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	_	mA	
C _x	EXTAL load capacitance	_	_	_		2, 3
C _y	XTAL load capacitance	_	_	_		2, 3
R _F	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	MΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	MΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	MΩ	



Table 15. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
R _S	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
V _{pp} ⁵	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V _{DD}	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V _{DD}	_	V	

- 1. V_{DD} =3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3. C_x , C_y can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.
- 4. When low power mode is selected, R_F is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

3.3.2.2 Oscillator frequency specifications Table 16. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_lo}	Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f _{osc_hi_1}	Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f _{osc_hi_2}	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f _{ec_extal}	Input clock frequency (external clock mode)	_	_	50	MHz	1, 2
				48		



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{dc_extal}	Input clock duty cycle (external clock mode)	40	50	60	%	
t _{cst}	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	1000	_	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	500	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

Table 16. Oscillator frequency specifications (continued)

- 1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- 4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG_S register being set.

NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

3.4 Memories and memory interfaces

3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Description Unit Symbol Min. Тур. Max. **Notes** Longword Program high-voltage time 7.5 18 thvpgm4 μs 113 Sector Erase high-voltage time 13 ms 1 thversscr Erase All high-voltage time 52 452 ms thversall

Table 17. NVM program/erase timing specifications

1. Maximum time based on expectations at cycling end-of-life.



3.4.1.2 Flash timing specifications — commands Table 18. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{rd1sec2k}	Read 1s Section execution time (flash sector)	_	_	60	μs	1
t _{pgmchk}	Program Check execution time	_	_	45	μs	1
t _{rdrsrc}	Read Resource execution time	_	_	30	μs	1
t _{pgm4}	Program Longword execution time	_	65	145	μs	_
t _{ersscr}	Erase Flash Sector execution time	_	14	114	ms	2
t _{rd1all}	Read 1s All Blocks execution time	_	_	0.9	ms	1
t _{rdonce}	Read Once execution time	_	_	30	μs	1
t _{pgmonce}	Program Once execution time	_	100	_	μs	_
t _{ersall}	Erase All Blocks execution time	_	140	1150	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time	_	_	30	μs	1

^{1.} Assumes 25 MHz flash clock frequency.

3.4.1.3 Flash high voltage current behaviors Table 19. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I _{DD_PGM}	Average current adder during high voltage flash programming operation	_	2.5	12.0	mA
I _{DD_ERS}	Average current adder during high voltage flash erase operation	_	1.5	8.0	mA

3.4.1.4 Reliability specifications

Table 20. NVM reliability specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes		
	Program Flash							
t _{nvmretp10k}	Data retention after up to 10 K cycles	5	50	_	years	_		
t _{nvmretp1k}	Data retention after up to 1 K cycles	20	100	_	years	_		
n _{nvmcycp}	Cycling endurance	10 K	50 K	_	cycles	2		

Typical data retention values are based on measured response accelerated at high temperature and derated to a
constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in
Engineering Bulletin EB619.

^{2.} Maximum times for erase parameters based on expectations at cycling end-of-life.

^{2.} Cycling endurance represents number of program/erase cycles at –40 °C \leq T $_{i}$ \leq 125 °C.



3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

3.6 Analog

3.6.1 ADC electrical specifications

3.6.1.1 16-bit ADC operating conditions Table 21. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
V _{DDA}	Supply voltage	Absolute	1.71	_	3.6	V	
ΔV_{DDA}	Supply voltage	Delta to V _{DD} (V _{DD} – V _{DDA})	-100	0	+100	mV	2
ΔV_{SSA}	Ground voltage	Delta to V _{SS} (V _{SS} – V _{SSA})	-100	0	+100	mV	2
V _{REFH}	ADC reference voltage high		1.13	V_{DDA}	V_{DDA}	V	
V _{REFL}	ADC reference voltage low		V _{SSA}	V _{SSA}	V _{SSA}	V	
V _{ADIN}	Input voltage	16-bit differential mode	VREFL	_	31/32 * VREFH	V	
		All other modes	VREFL	_	VREFH		
C _{ADIN}	Input	16-bit mode	_	8	10	pF	
	capacitance	8-bit / 10-bit / 12-bit modes	_	4	5		
R _{ADIN}	Input resistance		_	2	5	kΩ	
R _{AS}	Analog source	13-bit / 12-bit modes					3
	resistance	f _{ADCK} < 4 MHz	_	_	5	kΩ	
f _{ADCK}	ADC conversion clock frequency	≤ 13-bit mode	1.0	_	24.0	MHz	4
f _{ADCK}	ADC conversion clock frequency	16-bit mode	2.0	_	12.0	MHz	4
C _{rate}	ADC conversion	≤ 13-bit modes					5
	rate	No ADC hardware averaging	20.000	_	1200	Ksps	
		Continuous conversions enabled, subsequent conversion time					



Table 21. 16-bit ADC operating conditi	ions (continued)
--	------------------

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
C _{rate}		16-bit mode					5
	rate	No ADC hardware averaging	37.037	_	461.467	Ksps	
		Continuous conversions enabled, subsequent conversion time					

- 1. Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- 3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R_{AS}/C_{AS} time constant should be kept to < 1 ns.
- 4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
- 5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.




Figure 7. ADC input impedance equivalency diagram

3.6.1.2 16-bit ADC electrical characteristics

Table 22. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

Symbol	Description	Conditions ¹ .	Min.	Typ. ²	Max.	Unit	Notes
I _{DDA_ADC}	Supply current		0.215	_	1.7	mA	3



Table 22. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Symbol	Description	Conditions ¹ .	Min.	Typ. ²	Max.	Unit	Notes
	ADC	• ADLPC = 1, ADHSC =	1.2	2.4	3.9		t _{ADACK} =
	asynchronous clock source	0	2.4	4.0	6.1	MHz	1/f _{ADACK}
	olook oodloo	• ADLPC = 1, ADHSC =	3.0	5.2	7.3	MHz	
f_{ADACK}		• ADLPC = 0, ADHSC =	4.4	6.2	9.5	MHz	
		0				MHz	
		• ADLPC = 0, ADHSC = 1				IVITIZ	
	Sample Time	See Reference Manual chapte	r for sample	times	1		ı
TUE	Total unadjusted	12-bit modes	_	±4	±6.8	LSB ⁴	5
	error	• <12-bit modes	_	±1.4	±2.1		
DNL	Differential non- linearity	12-bit modes	_	±0.7	-1.1 to +1.9	LSB ⁴	5
		<12-bit modes	_	±0.2	-0.3 to 0.5		
INL	Integral non- linearity	12-bit modes	_	±1.0	-2.7 to +1.9	LSB ⁴	5
		• <12-bit modes	_	±0.5	-0.7 to +0.5		
E _{FS}	Full-scale error	12-bit modes	_	-4	-5.4	LSB ⁴	V _{ADIN} =
		• <12-bit modes	_	-1.4	-1.8		V _{DDA} ⁵
E_Q	Quantization	16-bit modes	_	-1 to 0	_	LSB ⁴	
	error	• ≤13-bit modes	_	_	±0.5		
ENOB	Effective number	16-bit differential mode					6
	of bits	• Avg = 32	12.8	14.5	_	bits	
		• Avg = 4	11.9	13.8	_	bits	
		16-bit single-ended mode					
		• Avg = 32	12.2	13.7		bits	
		• Avg = 4	11.4	13.1	_	bits	
SINAD	Signal-to-noise plus distortion	See ENOB		2 × ENOB +	1.76	dB	
THD	Total harmonic	16-bit differential mode					7
	distortion	• Avg = 32	_	-97		dB	
		16-bit single-ended mode	_	_91		dB	
		• Avg = 32	_	— 9 1		uБ	
SFDR	Spurious free	16-bit differential mode					7
	dynamic range		82	100	-	dB	



ADC electrical specifications

Table 22. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Symbol	Description	Conditions ¹ .	Min.	Typ. ²	Max.	Unit	Notes
		Avg = 3216-bit single-ended modeAvg = 32	78	92	_	dB	
E _{IL}	Input leakage error			$I_{ln} \times R_{AS}$		mV	I _{In} = leakage current
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	8
V _{TEMP25}	Temp sensor voltage	25 °C	706	716	726	mV	8

- 1. All accuracy numbers assume the ADC is calibrated with $V_{REFH} = V_{DDA}$
- 2. Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- 3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC_CFG1[ADLPC] (low power). For lowest power operation, ADC_CFG1[ADLPC] must be set, the ADC_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4. $1 LSB = (V_{REFH} V_{REFL})/2^{N}$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
- 8. ADC conversion clock < 3 MHz






Figure 8. Typical ENOB vs. ADC_CLK for 16-bit differential mode




Figure 9. Typical ENOB vs. ADC_CLK for 16-bit single-ended mode

3.6.2 CMP and 6-bit DAC electrical specifications

Table 23. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V_{DD}	Supply voltage	1.71	_	3.6	V



ADC electrical specifications

Table 23. Comparator and 6-bit DAC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit
I _{DDHS}	Supply current, high-speed mode (EN = 1, PMODE = 1)	_	_	200	μA
I _{DDLS}	Supply current, low-speed mode (EN = 1, PMODE = 0)	_	_	20	μA
V _{AIN}	Analog input voltage	V _{SS}	_	V_{DD}	V
V _{AIO}	Analog input offset voltage	_	_	20	mV
V _H	Analog comparator hysteresis ¹				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	_	30	_	mV
V _{CMPOh}	Output high	V _{DD} – 0.5	_	_	V
V _{CMPOI}	Output low	_	_	0.5	V
t _{DHS}	Propagation delay, high-speed mode (EN = 1, PMODE = 1)	20	35	200	ns
t _{DLS}	Propagation delay, low-speed mode (EN = 1, PMODE = 0)	80	100	600	ns
	Analog comparator initialization delay ²	_	_	40	μs
I _{DAC6b}	6-bit DAC current adder (enabled)	_	7	_	μΑ
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB ³
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

^{1.} Typical hysteresis is measured with input voltage range limited to 0.7 to V_{DD} – 0.7 V.

^{2.} Comparator initialization delay is defined as the time between software writes to change control inputs (writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.

^{3.} $1 LSB = V_{reference}/64$






Figure 10. Typical hysteresis vs. Vin level ($V_{DD} = 3.3 \text{ V}$, PMODE = 0)




Figure 11. Typical hysteresis vs. Vin level ($V_{DD} = 3.3 \text{ V}$, PMODE = 1)

3.6.3 12-bit DAC electrical characteristics

3.6.3.1 12-bit DAC operating requirements Table 24. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
V _{DDA}	Supply voltage	1.71	3.6	V	
V _{DACR}	Reference voltage	1.13	3.6	V	1
C _L	Output load capacitance	_	100	pF	2
ΙL	Output load current	_	1	mA	

- 1. The DAC reference can be selected to be V_{DDA} or V_{REFH} .
- 2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

3.6.3.2 12-bit DAC operating behaviors Table 25. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA_DACL}	Supply current — low-power mode	_	_	150	μΑ	
I _{DDA_DACH}	Supply current — high-speed mode	_	_	700	μΑ	
t _{DACLP}	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1
t _{DACHP}	Full-scale settling time (0x080 to 0xF7F) — high-power mode	_	15	30	μs	1
t _{CCDACLP}	Code-to-code settling time (0xBF8 to 0xC08)—high-speed mode	_	1	_	μs	1
	—low-power mode	_	_	5	μs	1
V _{dacoutl}	DAC output voltage range low — high- speed mode, no load, DAC set to 0x000	_	_	100	mV	
V _{dacouth}	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V _{DACR} -100	_	V_{DACR}	mV	
INL	Integral non-linearity error — high speed mode	_	_	±8	LSB	2
DNL	Differential non-linearity error — V _{DACR} > 2 V	_	_	±1	LSB	3
DNL	Differential non-linearity error — V _{DACR} = VREF_OUT	_	_	±1	LSB	4
V _{OFFSET}	Offset error	_	±0.4	±0.8	%FSR	5
E _G	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, V _{DDA} ≥ 2.4 V	60	_	90	dB	
T _{CO}	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
T _{GE}	Temperature coefficient gain error	_	0.000421	_	%FSR/C	
Rop	Output resistance (load = 3 kΩ)	_	_	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	High power (SP _{HP})	1.2	1.7	_		
	• Low power (SP _{LP})	0.05	0.12	_		
BW	3dB bandwidth				kHz	
	 High power (SP_{HP}) 	550	_	_		
	• Low power (SP _{LP})	40	_	_		

- 1. Settling within ±1 LSB
- 2. The INL is measured for 0 + 100 mV to V_{DACR} –100 mV
- 3. The DNL is measured for 0 + 100 mV to V_{DACR} –100 mV
- 4. The DNL is measured for 0 + 100 mV to V_{DACR} -100 mV with V_{DDA} > 2.4 V 5. Calculated by a best fit curve from V_{SS} + 100 mV to V_{DACR} 100 mV
- 6. V_{DDA} = 3.0 V, reference select set for V_{DDA} (DACx_CO:DACRFS = 1), high power mode (DACx_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device




Figure 12. Typical INL error vs. digital code






Figure 13. Offset at half scale vs. temperature

3.7 Timers

See General switching specifications.

3.8 Communication interfaces



3.8.1 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 26. Master mode DSPI timing (limited voltage range)

Symbol	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation		25	MHz	1
DS1	DSPI_SCK output cycle time	2 x t _{BUS}	_	ns	2
DS2	DSPI_SCK output high/low time	(t _{SCK} /2) - 2	(t _{SCK} /2) + 2	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t _{SCK} /2) – 2	_	ns	3
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t _{SCK} /2) – 2	_	ns	4
DS5	DSPI_SCK to DSPI_SOUT valid	_	8.7	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	17	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	
	Frequency of operation	_	25	MHz	5
DS1	DSPI_SCK output cycle time	2 x t _{BUS}	_	ns	2
DS2	DSPI_SCK output high/low time	(t _{SCK} /2) - 2	(t _{SCK} /2) + 2	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t _{SCK} /2) – 2	_	ns	3
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t _{SCK} /2) - 2	_	ns	4
DS5	DSPI_SCK to DSPI_SOUT valid	_	14.7	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	17	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	
	Frequency of operation	_	37.5	MHz	6
DS1	DSPI_SCK output cycle time	2 x t _{BUS}	_	ns	2
DS2	DSPI_SCK output high/low time	(t _{SCK} /2) - 2	(t _{SCK} /2) + 2	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t _{SCK} /2) – 2	_	ns	3
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t _{SCK} /2) – 2	_	ns	4
DS5	DSPI_SCK to DSPI_SOUT valid	_	8.7	ns	



Table 26. Master mode DSPI timing (limited voltage range) (continued)

Symbol	Description	Min.	Max.	Unit	Notes
DS6	DSPI_SCK to DSPI_SOUT invalid	– 2	-	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	13	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

- 1. Normal pads
- 2. The SPI module is clocked by the system clock
- 3. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].
- 4. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].
- 5. Open Drain pads: SIN: PTC7, SOUT:PTC6
- 6. Fast pads: SIN: PTD7, SOUT:PTD6, SCK: PTD5, PCS:PTD4




Figure 14. DSPI classic SPI timing — master mode

Table 27. Slave mode DSPI timing (limited voltage range)

Symbol	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	12.5	MHz	1
DS9	DSPI_SCK input cycle time	4 x t _{BUS}	_	ns	2
DS10	DSPI_SCK input high/low time	(t _{SCK} /2) - 2	(t _{SCK} /2) + 2	ns	
DS11	DSPI_SCK to DSPI_SOUT valid	_	21	ns	
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns	
DS13	DSPI_SIN to DSPI_SCK input setup	2.2	_	ns	
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns	
DS15	DSPI_SS active to DSPI_SOUT driven	_	15	ns	
DS16	DSPI_SS inactive to DSPI_SOUT not driven	-	15	ns	
	Frequency of operation	_	12.5	MHz	3
DS9	DSPI_SCK input cycle time	4 x t _{BUS}	_	ns	2
DS10	DSPI_SCK input high/low time	(t _{SCK} /2) - 2	(t _{SCK} /2) + 2	ns	



Table 27.	Slave mode DSPI timing (limited voltage range) (continued)

Symbol	Description	Min.	Max.	Unit	Notes
DS11	DSPI_SCK to DSPI_SOUT valid	_	27	ns	
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns	
DS13	DSPI_SIN to DSPI_SCK input setup	2.2	_	ns	
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns	
DS15	DSPI_SS active to DSPI_SOUT driven	_	15	ns	
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	21	ns	
	Frequency of operation	_	18.75	MHz	4
DS9	DSPI_SCK input cycle time	4 x t _{BUS}	_	ns	2
DS10	DSPI_SCK input high/low time	(t _{SCK} /2) - 2	(t _{SCK} /2) + 2	ns	
DS11	DSPI_SCK to DSPI_SOUT valid	_	17	ns	
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns	
DS13	DSPI_SIN to DSPI_SCK input setup	2.2	_	ns	
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns	
DS15	DSPI_SS active to DSPI_SOUT driven	_	15	ns	
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	11	ns	

- 1. Normal pads
- 2. The SPI module is clocked by the system clock
- 3. Open Drain pads: SIN: PTC7, SOUT:PTC6
- 4. Fast pads: SIN: PTD7, SOUT:PTD6, SCK: PTD5, PCS:PTD4




Figure 15. DSPI classic SPI timing — slave mode

3.8.2 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 28. Master mode DSPI timing (full voltage range)

Symbol	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.7	3.6	V	1
	Frequency of operation	-	18.75	MHz	2
DS1	DSPI_SCK output cycle time	2 x t _{BUS}	-	ns	3
DS2	DSPI_SCK output high/low time	$(t_{SCK}/2) - 4$	(t _{SCK} /2) + 4	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t _{SCK} /2) - 4	_	ns	4
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t _{SCK} /2) - 4	-	ns	5
DS5	DSPI_SCK to DSPI_SOUT valid	-	10		
DS6	DSPI_SCK to DSPI_SOUT invalid	-7.8	-	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	24	-	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	-	ns	
	Frequency of operation	_	18.75	MHz	6
DS1	DSPI_SCK output cycle time	2 x t _{BUS}	_	ns	3
DS2	DSPI_SCK output high/low time	(t _{SCK} /2) - 4	(t _{SCK} /2) + 4	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t _{SCK} /2) - 4	_	ns	4
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t _{SCK} /2) - 4	-	ns	5
DS5	DSPI_SCK to DSPI_SOUT valid	-	26		
DS6	DSPI_SCK to DSPI_SOUT invalid	-7.8	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	24	-	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	



Table 28. Master mode DSPI timing (full voltage range) (continue	Table 28.	Master mode DSPI timin	a (full voltage range) (d	continued
--	-----------	------------------------	---------------------------	-----------

Symbol	Description	Min.	Max.	Unit	Notes
	Frequency of operation	_	25	MHz	7
DS1	DSPI_SCK output cycle time	2 x t _{BUS}	-	ns	3
DS2	DSPI_SCK output high/low time	(t _{SCK} /2) - 4	(t _{SCK} /2) + 4	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t _{SCK} /2) - 4	-	ns	4
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t _{SCK} /2) - 4	_	ns	5
DS5	DSPI_SCK to DSPI_SOUT valid	-	10		
DS6	DSPI_SCK to DSPI_SOUT invalid	-7.8	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	17	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

- 1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
- 2. Normal pads
- 3. The SPI module is clocked by the system clock
- 4. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].
- 5. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC]
- 6. Open Drain pads: SIN: PTC7, SOUT:PTC6
- 7. Fast pads: SIN: PTD7, SOUT:PTD6, SCK: PTD5, PCS:PTD4




Figure 16. DSPI classic SPI timing — master mode

Table 29. Slave mode DSPI timing (full voltage range)

Symbol	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.7	3.6	V	
	Frequency of operation	_	9.375	MHz	1



Table 29. Slave mode DSPI timing (full voltage range) (continued)

Symbol	Description	Min.	Max.	Unit	Notes
DS9	DSPI_SCK input cycle time	4 x t _{BUS}	_	ns	2
DS10	DSPI_SCK input high/low time	(t _{SCK} /2) - 4	(t _{SCK} /2) + 4	ns	
DS11	DSPI_SCK to DSPI_SOUT valid	_	27.8	ns	
DS12	DSPI_SCK to DSPI_SOUT invalid	0	-	ns	
DS13	DSPI_SIN to DSPI_SCK input setup	2.7	_	ns	
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns	
DS15	DSPI_SS active to DSPI_SOUT driven	_	22	ns	
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	22	ns	
	Frequency of operation	_	9.375	MHz	3
DS9	DSPI_SCK input cycle time	4 x t _{BUS}	_	ns	2
DS10	DSPI_SCK input high/low time	(t _{SCK} /2) - 4	(t _{SCK} /2) + 4	ns	
DS11	DSPI_SCK to DSPI_SOUT valid	_	43.8	ns	
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns	
DS13	DSPI_SIN to DSPI_SCK input setup	2.7	-	ns	
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns	
DS15	DSPI_SS active to DSPI_SOUT driven	_	22	ns	
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	38	ns	
	Frequency of operation		12.5	MHz	4
DS9	DSPI_SCK input cycle time	4 x t _{BUS}	_	ns	2
DS10	DSPI_SCK input high/low time	(t _{SCK} /2) - 4	(t _{SCK} /2) + 4	ns	
DS11	DSPI_SCK to DSPI_SOUT valid	_	20.8	ns	
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns	
DS13	DSPI_SIN to DSPI_SCK input setup	2.7	_	ns	
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns	
DS15	DSPI_SS active to DSPI_SOUT driven	_	22	ns	
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	15	ns	

^{1.} Normal pads

^{2.} The SPI module is clocked by the system clock

^{3.} Open Drain pads: SIN: PTC7, SOUT:PTC6

^{4.} Fast pads: SIN: PTD7, SOUT:PTD6, SCK: PTD5, PCS:PTD4






Figure 17. DSPI classic SPI timing — slave mode

3.8.3 I²C

See General switching specifications.

3.8.4 **UART**

See General switching specifications.

4 Dimensions

4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to www.freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
32-pin QFN	98ASA00473D
32-pin LQFP ¹	98ASH70029A
48-pin LQFP	98ASH00962A
64-pin LQFP	98ASS23234W

^{1.} The 32-pin LQFP package for this product is not yet available, however it is included in a Package Your Way program for Kinetis MCUs. Please visit http://www.freescale.com/KPYW for more details.



5 Pinout

5.1 KV11 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

NOTE

- PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6, PTD7 are high current pins.
- PTC6 and PTC7 have open drain outputs

64 LQFP	48 QFP	32 QFN	32 LQFP	Pin Name	DEFAULT	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
1	_	7	7	VDDA/ VREFH	VDDA/ VREFH	VDDA/ VREFH							
1	-	8	8	VREFL/ VSSA	VREFL/ VSSA	VREFL/ VSSA							
1	_	_	_	PTE0	ADC1_SE12	ADC1_SE12	PTE0		UART1_TX				
2	_	-	ı	PTE1/ LLWU_P0	ADC1_SE13	ADC1_SE13	PTE1/ LLWU_P0		UART1_RX				
3	1	1	1	VDD	VDD	VDD							
4	2	2	2	VSS	VSS	VSS							
5	3	3	3	PTE16	ADC0_SE1/ ADC0_DP1/ ADC1_SE0	ADC0_SE1/ ADC0_DP1/ ADC1_SE0	PTE16	SPI0_PCS0	UART1_TX	FTM_ CLKIN0		FTM0_FLT3	
6	4	4	4	PTE17/ LLWU_P19	ADC0_DM1/ ADC0_SE5/ ADC1_SE5	ADC0_DM1/ ADC0_SE5/ ADC1_SE5	PTE17/ LLWU_P19	SPI0_SCK	UART1_RX	FTM_ CLKIN1		LPTMR0_ ALT3	
7	5	5	5	PTE18/ LLWU_P20	ADC0_SE6/ ADC1_SE1/ ADC1_DP1	ADC0_SE6/ ADC1_SE1/ ADC1_DP1	PTE18/ LLWU_P20	SPI0_SOUT	UART1_ CTS_b	I2C0_SDA		SPI0_SIN	
8	6	6	6	PTE19	ADC0_SE7/ ADC1_SE7/ ADC1_DM1	ADC0_SE7/ ADC1_SE7/ ADC1_DM1	PTE19	SPI0_SIN	UART1_ RTS_b	I2C0_SCL		SPI0_SOUT	
9	7	1	ı	PTE20	ADC0_SE0/ ADC0_DP0	ADC0_SE0/ ADC0_DP0	PTE20		FTM1_CH0	UART0_TX			
10	8	_	_	PTE21	ADC0_SE4/ ADC0_DM0	ADC0_SE4/ ADC0_DM0	PTE21		FTM1_CH1	UART0_RX			
11	_	_	1	PTE22	ADC0_SE12	ADC0_SE12	PTE22						
12	_	_	ı	PTE23	ADC0_SE13	ADC0_SE13	PTE23						
13	9	-	-	VDDA	VDDA	VDDA							



64 LQFP	48 QFP	32 QFN	32 LQFP	Pin Name	DEFAULT	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
14	10	_	-	VREFH	VREFH	VREFH							
15	11	-	_	VREFL	VREFL	VREFL							
16	12	1		VSSA	VSSA	VSSA							
17	13	-	-	PTE29	CMP1_IN5/ CMP0_IN5	CMP1_IN5/ CMP0_IN5	PTE29		FTM0_CH2		FTM_ CLKIN0		
18	14	9	9	PTE30	ADC1_SE4/ CMP1_IN4/ DAC0_OUT	ADC1_SE4/ CMP1_IN4/ DAC0_OUT	PTE30		FTM0_CH3		FTM_ CLKIN1		
19	-	-	ı	PTE31	ADC0_SE14/ CMP0_IN4	ADC0_SE14/ CMP0_IN4	PTE31						
20	15	10	10	PTE24	DISABLED		PTE24	CAN0_TX	FTM0_CH0		I2C0_SCL	EWM_OUT_ b	
21	16	11	11	PTE25/ LLWU_P21	DISABLED		PTE25/ LLWU_P21	CANO_RX	FTM0_CH1		I2C0_SDA	EWM_IN	
22	17	12	12	PTA0	SWD_CLK	SWD_CLK	PTA0	UARTO_ CTS_b	FTM0_CH5		EWM_IN		SWD_CLK
23	18	13	13	PTA1	DISABLED		PTA1	UARTO_RX	FTM2_CH0	CMP0_OUT	FTM2_QD_ PHA	FTM1_CH1	FTM4_CH0
24	19	14	14	PTA2	DISABLED		PTA2	UART0_TX	FTM2_CH1	CMP1_OUT	FTM2_QD_ PHB	FTM1_CH0	FTM4_CH1
25	20	15	15	PTA3	SWD_DIO	SWD_DIO	PTA3	UARTO_ RTS_b	FTM0_CH0	FTM2_FLT0	EWM_OUT_ b		SWD_DIO
26	21	16	16	PTA4/ LLWU_P3	NMI_b	NMI_b	PTA4/ LLWU_P3		FTM0_CH1	FTM4_FLT0	FTM0_FLT3		NMI_b
27	-	_	_	PTA5	DISABLED		PTA5		FTM0_CH2	FTM5_FLT0			
28	-	-	ı	PTA12	DISABLED		PTA12	CAN0_TX	FTM1_CH0				FTM1_QD_ PHA
29	1	-	-	PTA13/ LLWU_P4	DISABLED		PTA13/ LLWU_P4	CANO_RX	FTM1_CH1				FTM1_QD_ PHB
30	22	_	_	VDD	VDD	VDD							
31	23	-	-	VSS	VSS	VSS							
32	24	17	17	PTA18	EXTAL0	EXTAL0	PTA18		FTM0_FLT2	FTM_ CLKIN0		FTM3_CH2	
33	25	18	18	PTA19	XTAL0	XTAL0	PTA19	FTM0_FLT0	FTM1_FLT0	FTM_ CLKIN1		LPTMR0_ ALT1	
34	26	19	19	PTA20	RESET_b		PTA20						RESET_b
35	27	20	20	PTB0/ LLWU_P5	ADC0_SE8/ ADC1_SE8	ADC0_SE8/ ADC1_SE8	PTB0/ LLWU_P5	I2C0_SCL	FTM1_CH0			FTM1_QD_ PHA	UARTO_RX
36	28	21	21	PTB1	ADC0_SE9/ ADC1_SE9	ADC0_SE9/ ADC1_SE9	PTB1	I2C0_SDA	FTM1_CH1	FTM0_FLT2	EWM_IN	FTM1_QD_ PHB	UARTO_TX
37	29	_	-	PTB2	ADC0_SE10/ ADC1_SE10/ ADC1_DM2	ADC0_SE10/ ADC1_SE10/ ADC1_DM2	PTB2	I2C0_SCL	UARTO_ RTS_b	FTM0_FLT1		FTM0_FLT3	
38	30	-	_	PTB3	ADC1_SE2/ ADC1_DP2	ADC1_SE2/ ADC1_DP2	PTB3	I2C0_SDA	UARTO_ CTS_b			FTM0_FLT0	



Pinout

64 LQFP	48 QFP	32 QFN	32 LQFP	Pin Name	DEFAULT	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
39	31	-	-	PTB16	DISABLED		PTB16		UARTO_RX	FTM_ CLKIN2	CAN0_TX	EWM_IN	
40	32	-	-	PTB17	DISABLED		PTB17		UARTO_TX	FTM_ CLKIN1	CAN0_RX	EWM_OUT_ b	
41	-	_	_	PTB18	DISABLED		PTB18	CAN0_TX		FTM3_CH2			
42	_	_	_	PTB19	DISABLED		PTB19	CAN0_RX		FTM3_CH3			
43	33	-	-	PTC0	ADC1_SE11	ADC1_SE11	PTC0	SPI0_PCS4	PDB_ EXTRG0		CMP0_OUT	FTM0_FLT0	SPI0_PCS0
44	34	22	22	PTC1/ LLWU_P6	ADC1_SE3	ADC1_SE3	PTC1/ LLWU_P6	SPI0_PCS3	UART1_ RTS_b	FTM0_CH0	FTM2_CH0		
45	35	23	23	PTC2	ADC0_SE11/ CMP1_IN0	ADC0_SE11/ CMP1_IN0	PTC2	SPI0_PCS2	UART1_ CTS_b	FTM0_CH1	FTM2_CH1		
46	36	24	24	PTC3/ LLWU_P7	CMP1_IN1	CMP1_IN1	PTC3/ LLWU_P7	SPI0_PCS1	UART1_RX	FTM0_CH2	CLKOUT	FTM3_FLT0	
47	_	_	_	VSS	VSS	VSS							
48	_	_	_	VDD	VDD	VDD							
49	37	25	25	PTC4/ LLWU_P8	DISABLED		PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	FTM0_CH3		CMP1_OUT	
50	38	26	26	PTC5/ LLWU_P9	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ ALT2			CMP0_OUT	FTM0_CH2
51	39	27	27	PTC6/ LLWU_P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_SOUT	PDB_ EXTRG1		UARTO_RX		I2C0_SCL
52	40	28	28	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_SIN			UARTO_TX		I2C0_SDA
53	-	-	-	PTC8	ADC1_SE14/ CMP0_IN2	ADC1_SE14/ CMP0_IN2	PTC8		FTM3_CH4				
54	-	-	_	PTC9	ADC1_SE15/ CMP0_IN3	ADC1_SE15/ CMP0_IN3	PTC9		FTM3_CH5				
55		-	-	PTC10	ADC1_SE16	ADC1_SE16	PTC10		FTM5_CH0	FTM5_QD_ PHA			
56		-	_	PTC11/ LLWU_P11	ADC1_SE17	ADC1_SE17	PTC11/ LLWU_P11		FTM5_CH1	FTM5_QD_ PHB			
57	41	_	-	PTD0/ LLWU_P12	DISABLED		PTD0/ LLWU_P12	SPI0_PCS0	UARTO_ CTS_b	FTM0_CH0	UART1_RX	FTM3_CH0	
58	42	_	_	PTD1	ADC0_SE2	ADC0_SE2	PTD1	SPI0_SCK	UARTO_ RTS_b	FTM0_CH1	UART1_TX	FTM3_CH1	
59	43	-	_	PTD2/ LLWU_P13	DISABLED		PTD2/ LLWU_P13	SPI0_SOUT	UARTO_RX	FTM0_CH2		FTM3_CH2	I2C0_SCL
60	44	-	_	PTD3	DISABLED		PTD3	SPI0_SIN	UART0_TX	FTM0_CH3		FTM3_CH3	I2C0_SDA
61	45	29	29	PTD4/ LLWU_P14	DISABLED		PTD4/ LLWU_P14	SPI0_PCS1	UARTO_ RTS_b	FTM0_CH4	FTM2_CH0	EWM_IN	SPI0_PCS0
62	46	30	30	PTD5	ADC0_SE3	ADC0_SE3	PTD5	SPI0_PCS2	UARTO_ CTS_b	FTM0_CH5	FTM2_CH1	EWM_OUT_ b	SPI0_SCK
63	47	31	31	PTD6/ LLWU_P15	ADC1_SE6	ADC1_SE6	PTD6/ LLWU_P15	FTM4_CH0	UARTO_RX	FTM0_CH0	FTM1_CH0	FTM0_FLT0	SPI0_SOUT
64	48	32	32	PTD7	DISABLED		PTD7	FTM4_CH1	UART0_TX	FTM0_CH1	FTM1_CH1	FTM0_FLT1	SPI0_SIN



5.2 KV11 Pinouts

The following figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.




Figure 18. 64 LQFP Pinout Diagram






Figure 19. 48 QFP Pinout Diagram






Figure 20. 32 LQFP Pinout Diagram






Figure 21. 32 QFN Pinout Diagram

6 Ordering parts

6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to www.freescale.com and perform a part number search for the MKV11 device numbers.

7 Part identification



7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

7.2 Format

Part numbers for this device have the following format:

Q KV## M FFF R T PP CC N

7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	 M = Fully qualified, general market flow P = Prequalification
KV##	Kinetis family	KV10 and KV11
М	Key attribute	• Z = M0+ core
FFF	Program flash memory size	• 128 = 128 KB
Т	Temperature range (°C)	• V = -40 to 105
PP	Package identifier	 FK = 24 QFN (4 mm x 4 mm) LC = 32 LQFP (7 mm x 7 mm) FM = 32 QFN (5 mm x 5 mm) LF = 48 LQFP (7 mm x 7 mm) FT = 48 QFN (10 mm x 10 mm) LH = 64 LQFP (10 mm x 10 mm) LK = 80 LQFP (12 mm x 12 mm) LL = 100 LQFP (14 mm x 14 mm)
CCC	Maximum CPU frequency (MHz)	• 7 = 75 MHz
N	Packaging type	R = Tape and reel(Blank) = Trays

7.4 Example

This is an example part number:

MKV11Z128VFM7

8 Terminology and guidelines

8.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

8.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
V_{DD}	1.0 V core supply voltage	0.9	1.1	V

8.2 Definition: Operating behavior

Unless otherwise specified, an *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

8.2.1 Example

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
I _{WP}	Digital I/O weak pullup/ pulldown current	10	130	μΑ



8.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

8.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF

8.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- Operating ratings apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

8.4.1 Example


This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V_{DD}	1.0 V core supply voltage	-0.3	1.2	V

8.5 Result of exceeding a rating



8.6 Relationship between ratings and operating requirements



8.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.



8.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

8.8.1 **Example 1**

This is an example of an operating behavior that includes a typical value:


Symbol	Description	Min.	Тур.	Max.	Unit
I _{WP}	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

8.8.2 **Example 2**

This is an example of a chart that shows typical values for various voltage and temperature conditions:



Revision history



8.9 Typical Value Conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T _A	Ambient temperature	25	°C
V_{DD}	3.3 V supply voltage	3.3	V

9 Revision history

The following table provides a revision history for this document.

Table 30. Revision history

Rev. No.	Date	Substantial Changes
0	11/2014	Initial Prelim release.
1	02/2015	Updated the following sections: • DSPI switching specifications (limited voltage range) • DSPI switching specifications (full voltage range) • KV11 Signal Multiplexing and Pin Assignments



Table 30. Revision history (continued)

Rev. No.	Date	Substantial Changes
2	04/2015	Updated the following sections: • Power mode transition operating behaviors • Power consumption operating behaviors • 16-bit ADC operating conditions • Fields • Updated the table "16-bit ADC electrical characteristics" with a footnote • Added the figure "Run mode supply current vs. core frequency" to the section "Diagram: Typical IDD_RUN operating behavior"
3	06/2015	Added a footnote to the ambient temperature entry in the table "Thermal operating requirements"



How to Reach Us:

Home Page:

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

©2014-2015 Freescale Semiconductor, Inc.

Document Number KV11P64M75 Revision 3, 06/2015



