

STM32H733VG STM32H733ZG

32-bit Arm[®] Cortex[®]-M7 550 MHz MCU, 1 MB Flash, 564 KB RAM, 35 comms peripherals and analog interfaces, HW crypto/hash

Datasheet - production data

Features

Core


32-bit Arm[®] Cortex[®]-M7 CPU with DP-FPU, L1 cache: 32-Kbyte data cache and 32-Kbyte instruction cache allowing 0-wait state execution from embedded Flash memory and external memories, frequency up to 550 MHz, MPU, 1177 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1), and DSP instructions

Memories

- 1 Mbyte of embedded Flash memory with ECC
- SRAM: total 564 Kbytes all with ECC, including 128 Kbytes of data TCM RAM for critical realtime data + 432 Kbytes of system RAM (up to 256 Kbytes can remap on instruction TCM RAM for critical real time instructions) + 4 Kbytes of backup SRAM (available in the lowest-power modes)
- Flexible external memory controller with up to 16-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND memories
- 2 x Octo-SPI interface with XiP and on-the-fly decryption support
- 2 x SD/SDIO/MMC interface
- Bootloader with security services support (SFI and SB-SFU)

Graphics

- Chrom-ART Accelerator graphical hardware accelerator enabling enhanced graphical user interface to reduce CPU load
- LCD-TFT controller supporting up to XGA resolution



Clock, reset and supply management

- 1.62 V to 3.6 V application supply and I/O
- POR, PDR, PVD and BOR
- · Dedicated USB power
- Embedded LDO regulator
- Internal oscillators: 64 MHz HSI, 48 MHz HSI48, 4 MHz CSI, 32 kHz LSI
- External oscillators: 4-50 MHz HSE, 32.768 kHz LSE

Low power

- Sleep, Stop and Standby modes
- V_{BAT} supply for RTC, 32×32-bit backup registers

Analog

- 2×16-bit ADC, up to 3.6 MSPS in 16-bit: up to 18 channels and 7.2 MSPS in doubleinterleaved mode
- 1 x 12-bit ADC, up to 5 MSPS in 12-bit, up to 12 channels
- 2 x comparators
- 2 x operational amplifier GBW = 8 MHz
- 2× 12-bit D/A converters

Digital filters for sigma delta modulator (DFSDM)

• 8 channels/4 filters

4 DMA controllers to offload the CPU

- 1 × MDMA with linked list support
- 2 × dual-port DMAs with FIFO
- 1 × basic DMA with request router capabilities

24 timers

- Seventeen 16-bit (including 5 x low power 16-bit timer available in stop mode) and four 32-bit timers, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
- 2x watchdogs, 1x SysTick timer

Debug mode

- · SWD and JTAG interfaces
- 2-Kbyte embedded trace buffer

Up to 114 I/O ports with interrupt capability

Up to 35 communication interfaces

- Up to 5 × I2C FM+ interfaces (SMBus/PMBus™)
- Up to 5 USARTs/5 UARTs (ISO7816 interface, LIN, IrDA, modem control) and 1 x LPUART
- Up to 6 SPIs with 4 with muxed duplex I2S for audio class accuracy via internal audio PLL or external clock and up to 5 x SPI (from 5 x USART when configured in synchronous mode)
- 2x SAI (serial audio interface)
- 1× FD/TT-CAN and 2xFD-CAN
- 8- to 14-bit camera interface
- 16-bit parallel slave synchronous interface
- SPDIF-IN interface
- HDMI-CEC
- Ethernet MAC interface with DMA controller
- USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip FS PHY and ULPI for external HS PHY

- SWPMI single-wire protocol master I/F
- MDIO slave interface

Mathematical acceleration

- CORDIC for trigonometric functions acceleration
- FMAC: Filter mathematical accelerator

Digital temperature sensor

Cryptographic/HASH acceleration

- AES 128, 192, 256, TDES, HASH (MD5, SHA-1, SHA-2), HMAC
- 2x OTFDEC AES-128 in CTR mode for Octo-SPI memory encryption/decryption

True random number generator

CRC calculation unit

RTC with sub-second accuracy and hardware calendar

ROP, PC-ROP, tamper detection, secure firmware upgrade support

96-bit unique ID

All packages are ECOPACK2 compliant

47/

STM32H733xG Contents

Contents

| 1 | Intro | duction | 3 |
|---|-------|---|---|
| 2 | Desc | ription | 4 |
| 3 | Func | tional overview | 0 |
| | 3.1 | Arm [®] Cortex [®] -M7 with FPU | 0 |
| | 3.2 | Memory protection unit (MPU) | 0 |
| | 3.3 | Memories | 1 |
| | | 3.3.1 Embedded Flash memory | 1 |
| | | 3.3.2 Embedded SRAM 2 Error code correction (ECC) 2 | |
| | 3.4 | Secure access mode | 2 |
| | 3.5 | Boot modes | 3 |
| | 3.6 | CORDIC co-processor (CORDIC) 23 CORDIC features 22 | |
| | 3.7 | Filter mathematical accelerator (FMAC) | 4 |
| | | FMAC features | 4 |
| | 3.8 | Power supply management | 4 |
| | | 3.8.1 Power supply scheme | 4 |
| | | 3.8.2 Power supply supervisor | 5 |
| | | 3.8.3 Voltage regulator | 6 |
| | 3.9 | Low-power strategy 26 | 6 |
| | 3.10 | Reset and clock controller (RCC) | 7 |
| | | 3.10.1 Clock management | 7 |
| | | 3.10.2 System reset sources | 8 |
| | 3.11 | General-purpose input/outputs (GPIOs) | 8 |
| | 3.12 | Bus-interconnect matrix | 8 |
| | 3.13 | DMA controllers | 0 |
| | 3.14 | Chrom-ART Accelerator (DMA2D) | 0 |
| | 3.15 | Nested vectored interrupt controller (NVIC) | 1 |
| | 3.16 | Extended interrupt and event controller (EXTI) | 1 |
| | 3.17 | Cyclic redundancy check calculation unit (CRC) 3 | 1 |
| | 3.18 | Flexible memory controller (FMC) | 2 |
| | | | |

Contents STM32H733xG

| 3.19 | Octo-S | PI memory interface (OCTOSPI) | . 32 |
|------|--------------------|---|------|
| 3.20 | Analog | -to-digital converters (ADCs) | . 33 |
| 3.21 | Temper | rature sensor | . 33 |
| 3.22 | Digital t | temperature sensor (DTS) | . 33 |
| 3.23 | V _{BAT} o | peration | . 34 |
| 3.24 | Digital- | to-analog converters (DAC) | . 34 |
| 3.25 | Ultra-lo | w-power comparators (COMP) | . 35 |
| 3.26 | Operati | onal amplifiers (OPAMP) | . 35 |
| 3.27 | Digital 1 | filter for sigma-delta modulators (DFSDM) | . 36 |
| 3.28 | Digital | camera interface (DCMI) | . 38 |
| 3.29 | PSSI . | | . 38 |
| 3.30 | LCD-T | T controller | . 38 |
| 3.31 | True ra | ndom number generator (RNG) | . 39 |
| 3.32 | Cryptog | graphic acceleration (CRYP and HASH) | . 39 |
| 3.33 | On-the- | -fly decryption engine (OTFDEC) | . 39 |
| 3.34 | Timers | and watchdogs | . 41 |
| | 3.34.1 | Advanced-control timers (TIM1, TIM8) | . 43 |
| | 3.34.2 | General-purpose timers (TIMx) | . 43 |
| | 3.34.3 | Basic timers TIM6 and TIM7 | . 44 |
| | 3.34.4 | Low-power timers (LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5) | . 44 |
| | 3.34.5 | Independent watchdog | . 44 |
| | 3.34.6 | Window watchdog | . 44 |
| | 3.34.7 | SysTick timer | . 44 |
| 3.35 | Real-tir | me clock (RTC), backup SRAM and backup registers | . 45 |
| 3.36 | Inter-in | tegrated circuit interface (I ² C) | . 46 |
| 3.37 | Univers | sal synchronous/asynchronous receiver transmitter (USART) | . 46 |
| 3.38 | Low-po | wer universal asynchronous receiver transmitter (LPUART) | . 47 |
| 3.39 | Serial p | peripheral interface (SPI)/inter- integrated sound interfaces (I2S) | . 48 |
| 3.40 | Serial a | audio interfaces (SAI) | . 48 |
| 3.41 | SPDIF | RX Receiver Interface (SPDIFRX) | . 49 |
| 3.42 | Single | wire protocol master interface (SWPMI) | . 49 |
| 3.43 | Manag | ement data input/output (MDIO) slaves | . 50 |
| 3.44 | SD/SD | IO/MMC card host interfaces (SDMMC) | . 50 |
| 3.45 | | ler area network (FDCAN1, FDCAN2, FDCAN3) | |

| | 3.46 | Univer | sal serial bus on-the-go high-speed (OTG_HS) | 51 |
|---|-------|-----------|---|-----|
| | 3.47 | Ethern | et MAC interface with dedicated DMA controller (ETH) | 51 |
| | 3.48 | | lefinition multimedia interface (HDMI) umer electronics control (CEC) | 52 |
| | 3.49 | Debug | infrastructure | 52 |
| 4 | Mem | ory ma | pping | 53 |
| 5 | Pino | uts, pin | descriptions and alternate functions | 54 |
| 6 | Elect | trical ch | naracteristics | 87 |
| | 6.1 | Param | eter conditions | 87 |
| | • | 6.1.1 | Minimum and maximum values | |
| | | 6.1.2 | Typical values | |
| | | 6.1.3 | Typical curves | |
| | | 6.1.4 | Loading capacitor | |
| | | 6.1.5 | Pin input voltage | 87 |
| | | 6.1.6 | Power supply scheme | 88 |
| | | 6.1.7 | Current consumption measurement | 89 |
| | 6.2 | Absolu | ute maximum ratings | 89 |
| | 6.3 | Opera | ting conditions | 91 |
| | | 6.3.1 | General operating conditions | |
| | | 6.3.2 | VCAP external capacitor | 93 |
| | | 6.3.3 | Operating conditions at power-up / power-down | 94 |
| | | 6.3.4 | Embedded reset and power control block characteristics | 95 |
| | | 6.3.5 | Embedded reference voltage characteristics | 96 |
| | | 6.3.6 | Embedded USB regulator characteristics | 97 |
| | | 6.3.7 | Supply current characteristics | 97 |
| | | | Typical and maximum current consumption | 98 |
| | | | I/O system current consumption | 103 |
| | | 6.3.8 | Wakeup time from low-power modes | 105 |
| | | 6.3.9 | External clock source characteristics | |
| | | | High-speed external user clock generated from an external source | |
| | | | Low-speed external user clock generated from an external source | |
| | | | High-speed external clock generated from a crystal/ceramic resonator Low-speed external clock generated from a crystal/ceramic resonator | |
| | | 6.3.10 | Internal clock source characteristics | |
| | | 0.0.10 | 48 MHz high-speed internal RC oscillator (HSI48) | |
| | | | · | |

Contents STM32H733xG

| | 64 MHz high-speed internal RC oscillator (HSI)111 |
|--------|---|
| | 4 MHz low-power internal RC oscillator (CSI) |
| | Low-speed internal (LSI) RC oscillator |
| 6.3.11 | PLL characteristics |
| 6.3.12 | 2 Memory characteristics |
| | Flash memory117 |
| 6.3.13 | B EMC characteristics |
| | Functional EMS (electromagnetic susceptibility) |
| | Designing hardened software to avoid noise problems |
| | Electromagnetic Interference (EMI) |
| 6.3.14 | 4 Absolute maximum ratings (electrical sensitivity) |
| | Electrostatic discharge (ESD) |
| | Static latchup120 |
| 6.3.15 | 5 I/O current injection characteristics |
| | Functional susceptibility to I/O current injection |
| 6.3.16 | 6 I/O port characteristics |
| | General input/output characteristics |
| | Output driving current |
| | Output voltage levels |
| | Output buffer timing characteristics (HSLV option disabled) |
| | Output buffer timing characteristics (HSLV option enabled) |
| | Analog switch between ports Pxy_C and Pxy128 |
| 6.3.17 | 7 NRST pin characteristics |
| 6.3.18 | B FMC characteristics |
| | Asynchronous waveforms and timings |
| | Synchronous waveforms and timings137 |
| | NAND controller waveforms and timings |
| | SDRAM waveforms and timings148 |
| 6.3.19 | Octo-SPI interface characteristics |
| 6.3.20 | Delay block (DLYB) characteristics |
| 6.3.2 | 1 16-bit ADC characteristics156 |
| | General PCB design guidelines |
| 6.3.22 | 2 12-bit ADC characteristics165 |
| 6.3.23 | B DAC characteristics |
| 6.3.24 | 4 Voltage reference buffer characteristics |
| 6.3.2 | 5 Analog temperature sensor characteristics |
| 6.3.26 | |
| 6.3.27 | 3 · · · · · · · · · · · · · · · · · · · |
| 6.3.28 | |
| | |



| | | 6.3.29 | Comparator characteristics | 178 |
|---|------|-----------|---|-----|
| | | 6.3.30 | Operational amplifier characteristics | 179 |
| | | 6.3.31 | Digital filter for Sigma-Delta Modulators (DFSDM) characteristics | 182 |
| | | 6.3.32 | Camera interface (DCMI) timing specifications | 185 |
| | | 6.3.33 | Parallel synchronous slave interface (PSSI) characteristics | 186 |
| | | 6.3.34 | LCD-TFT controller (LTDC) characteristics | 187 |
| | | 6.3.35 | Timer characteristics | |
| | | 6.3.36 | Low-power timer characteristics | 189 |
| | | 6.3.37 | Communication interfaces | |
| | | | I2C interface characteristics | |
| | | | USART interface characteristics | 191 |
| | | | SPI interface characteristics | 193 |
| | | | I2S Interface characteristics | 196 |
| | | | SAI characteristics | |
| | | | MDIO characteristics | |
| | | | SD/SDIO MMC card host interface (SDMMC) characteristics | |
| | | | USB OTG_FS characteristics. | |
| | | | USB OTG_HS characteristics | |
| | | | Ethernet interface characteristics | |
| | | | JTAG/SWD interface characteristics | 208 |
| 7 | Pack | age info | ormation | 210 |
| | 7.1 | LQFP1 | 00 package information | 210 |
| | | | Device marking for LQFP100 | 213 |
| | 7.2 | TFBGA | A100 package information | 214 |
| | | | Device marking for TFBGA100 | |
| | 7.3 | LQFP1 | 44 package information | 217 |
| | | | Device marking for LQFP144 | 220 |
| | 7.4 | UFBG/ | A144 package information | 221 |
| | | | Device marking for UFBGA144 | |
| | 7.5 | Therma | al characteristics | |
| | | 7.5.1 | Reference documents | |
| _ | _ | _ | | |
| 8 | Orde | ering inf | ormation | 226 |
| 9 | Revi | sion his | story | 227 |
| | | | | |



List of tables STM32H733xG

List of tables

| Table 1. | STM32H733xG features and peripheral counts | 17 |
|-----------|--|-------|
| Table 1. | System versus domain low-power mode | |
| Table 3. | DFSDM implementation | |
| Table 3. | Timer feature comparison | |
| Table 4. | USART features | |
| Table 5. | Legend/abbreviations used in the pinout table | |
| | · | |
| Table 7. | STM32H733 pin and ball descriptions | |
| Table 8. | STM32H733 pin alternate functions | |
| Table 9. | Voltage characteristics | |
| Table 10. | Current characteristics | |
| Table 11. | Thermal characteristics | |
| Table 12. | General operating conditions | |
| Table 13. | Supply voltage and maximum temperature configuration | |
| Table 14. | VCAP operating conditions | |
| Table 15. | Operating conditions at power-up / power-down (regulator ON) | |
| Table 16. | Reset and power control block characteristics | |
| Table 17. | Embedded reference voltage | |
| Table 18. | Internal reference voltage calibration values | |
| Table 19. | USB regulator characteristics | 97 |
| Table 20. | Typical and maximum current consumption in Run mode, | |
| | code with data processing running from ITCM | 99 |
| Table 21. | Typical and maximum current consumption in Run mode, code with data processing | |
| | running from Flash memory, cache ON | . 100 |
| Table 22. | Typical and maximum current consumption in Run mode, | |
| | code with data processing running from Flash memory, cache OFF | . 101 |
| Table 23. | Typical consumption in Run mode and corresponding performance | |
| | versus code position | . 102 |
| Table 24. | Typical current consumption in Autonomous mode | . 102 |
| Table 25. | Typical current consumption in Sleep mode | . 102 |
| Table 26. | Typical current consumption in Stop mode | . 103 |
| Table 27. | Typical current consumption in Standby mode | . 103 |
| Table 28. | Typical and maximum current consumption in VBAT mode | . 103 |
| Table 29. | Low-power mode wakeup timings | . 105 |
| Table 30. | High-speed external user clock characteristics | . 106 |
| Table 31. | Low-speed external user clock characteristics | . 107 |
| Table 32. | 4-50 MHz HSE oscillator characteristics | . 108 |
| Table 33. | Low-speed external user clock characteristics | . 109 |
| Table 34. | HSI48 oscillator characteristics | . 110 |
| Table 35. | HSI oscillator characteristics | . 111 |
| Table 36. | CSI oscillator characteristics | . 112 |
| Table 37. | LSI oscillator characteristics | . 112 |
| Table 38. | PLL1 characteristics (wide VCO frequency range) | . 113 |
| Table 39. | PLL1 characteristics (medium VCO frequency range) | . 114 |
| Table 40. | PLL2 and PLL3 characteristics (wide VCO frequency range) | |
| Table 41. | PLL2 and PLL3 characteristics (medium VCO frequency range) | |
| Table 42. | Flash memory characteristics | |
| Table 43. | Flash memory programming | |
| Table 44. | Flash memory endurance and data retention | |
| | | |



STM32H733xG List of tables

| Table 45. | EMS characteristics | 118 |
|-----------|--|-----|
| Table 46. | EMI characteristics | 119 |
| Table 47. | ESD absolute maximum ratings | 119 |
| Table 48. | Electrical sensitivities | |
| Table 49. | I/O current injection susceptibility | |
| Table 50. | I/O static characteristics | |
| Table 51. | Output voltage characteristics for all I/Os except PC13, PC14 and PC15 | |
| Table 52. | Output voltage characteristics for PC13, PC14 and PC15 | |
| Table 53. | Output timing characteristics (HSLV OFF) | |
| Table 54. | Output timing characteristics (HSLV ON) | |
| Table 55. | Pxy_C and Pxy analog switch characteristics | |
| Table 56. | NRST pin characteristics | |
| Table 57. | Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings | |
| Table 58. | Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings | |
| Table 59. | Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings | |
| Table 60. | Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings | |
| Table 61. | Asynchronous multiplexed PSRAM/NOR read timings | |
| Table 62. | Asynchronous multiplexed PSRAM/NOR read-NWAIT timings | |
| Table 63. | Asynchronous multiplexed PSRAM/NOR write timings | |
| Table 64. | Asynchronous multiplexed PSRAM/NOR write-NWAIT timings | |
| Table 65. | Synchronous multiplexed NOR/PSRAM read timings | |
| Table 66. | Synchronous multiplexed PSRAM write timings | |
| Table 67. | Synchronous non-multiplexed NOR/PSRAM read timings | |
| Table 68. | Synchronous non-multiplexed PSRAM write timings | |
| Table 69. | Switching characteristics for NAND Flash read cycles | |
| Table 70. | Switching characteristics for NAND Flash write cycles | |
| Table 71. | SDRAM read timings | |
| Table 72. | LPSDR SDRAM read timings | |
| Table 73. | SDRAM Write timings | |
| Table 74. | LPSDR SDRAM Write timings | |
| Table 75. | OCTOSPI characteristics in SDR mode | |
| Table 76. | OCTOSPI characteristics in DTR mode (no DQS) | |
| Table 77. | OCTOSPI characteristics in DTR mode (with DQS)/Octal and Hyperbus | |
| Table 78. | Delay Block characteristics | |
| Table 79. | 16-bit ADC characteristics | |
| Table 80. | Minimum sampling time vs RAIN (16-bit ADC) | |
| Table 81. | 16-bit ADC accuracy | |
| Table 82. | 12-bit ADC characteristics | |
| Table 83. | Minimum sampling time vs RAIN (12-bit ADC) | |
| Table 84. | 12-bit ADC accuracy | |
| Table 85. | DAC characteristics | |
| Table 86. | DAC accuracy | |
| Table 87. | VREFBUF characteristics | |
| Table 88. | Temperature sensor characteristics | |
| Table 89. | Temperature sensor calibration values | |
| Table 90. | Digital temperature sensor characteristics | |
| Table 91. | V _{BAT} monitoring characteristics | |
| Table 92. | V _{BAT} charging characteristics | |
| Table 93. | Temperature monitoring characteristics | |
| Table 94. | Voltage booster for analog switch characteristics | |
| Table 95. | COMP characteristics | |
| Table 96. | Operational amplifier characteristics | 1/9 |



List of tables STM32H733xG

| Table 97. | DFSDM measured timing | 182 |
|------------|--|-----|
| Table 98. | DCMI characteristics | 185 |
| Table 99. | PSSI transmit characteristics | 186 |
| Table 100. | PSSI receive characteristics | 186 |
| Table 101. | LTDC characteristics | 187 |
| Table 102. | TIMx characteristics | 189 |
| Table 103. | LPTIMx characteristics | 189 |
| Table 104. | Minimum i2c_ker_ck frequency in all I2C modes | 190 |
| Table 105. | I2C analog filter characteristics | 190 |
| Table 106. | USART characteristics | 191 |
| Table 107. | SPI characteristics | 193 |
| Table 108. | I ² S dynamic characteristics | 196 |
| Table 109. | SAI characteristics | 198 |
| Table 110. | MDIO Slave timing parameters | 200 |
| Table 111. | Dynamics characteristics: SD / MMC characteristics, VDD=2.7 to 3.6 V | 201 |
| Table 112. | Dynamics characteristics: eMMC characteristics VDD=1.71V to 1.9V | 202 |
| Table 113. | USB OTG_FS electrical characteristics | |
| Table 114. | Dynamics characteristics: USB ULPI | |
| Table 115. | Dynamics characteristics: Ethernet MAC signals for SMI | 206 |
| Table 116. | Dynamics characteristics: Ethernet MAC signals for RMII | 207 |
| Table 117. | Dynamics characteristics: Ethernet MAC signals for MII | 207 |
| Table 118. | Dynamics JTAG characteristics | 208 |
| Table 119. | Dynamics SWD characteristics | 209 |
| Table 120. | LQPF100 package mechanical data | 211 |
| Table 121. | TFBGA100 package mechanical data | |
| Table 122. | TFBGA100 recommended PCB design rules (0.8 mm pitch BGA) | 216 |
| Table 123. | LQFP144 package mechanical data | 218 |
| Table 124. | UFBGA144 package mechanical data | 221 |
| Table 125. | UFBGA144 recommended PCB design rules (0.50 mm pitch BGA) | 222 |
| Table 126. | Thermal characteristics | |
| Table 127. | Document revision history | 227 |

STM32H733xG List of figures

List of figures

| Figure 1. | STM32H733xG block diagram | 16 |
|------------|--|-----|
| Figure 2. | Power-up/power-down sequence | 25 |
| Figure 3. | STM32H733xG bus matrix | 29 |
| Figure 4. | TFBGA100 pinout | 54 |
| Figure 5. | LQFP100 pinout | 55 |
| Figure 6. | LQFP144 pinout | 56 |
| Figure 7. | UFBGA144 ballout | 57 |
| Figure 8. | Pin loading conditions | 87 |
| Figure 9. | Pin input voltage | 87 |
| Figure 10. | Power supply scheme | 88 |
| Figure 11. | Current consumption measurement scheme | 89 |
| Figure 12. | External capacitor C _{EXT} | |
| Figure 13. | High-speed external clock source AC timing diagram | 106 |
| Figure 14. | Low-speed external clock source AC timing diagram | 107 |
| Figure 15. | Typical application with an 8 MHz crystal | 109 |
| Figure 16. | Typical application with a 32.768 kHz crystal | 110 |
| Figure 17. | VIL/VIH for all I/Os except BOOT0 | 122 |
| Figure 18. | Recommended NRST pin protection | 129 |
| Figure 19. | Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms | 130 |
| Figure 20. | Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms | 132 |
| Figure 21. | Asynchronous multiplexed PSRAM/NOR read waveforms | 134 |
| Figure 22. | Synchronous multiplexed NOR/PSRAM read timings | 137 |
| Figure 23. | Synchronous multiplexed PSRAM write timings | 139 |
| Figure 24. | Synchronous non-multiplexed NOR/PSRAM read timings | 141 |
| Figure 25. | Synchronous non-multiplexed PSRAM write timings | 143 |
| Figure 26. | NAND controller waveforms for read access | 145 |
| Figure 27. | NAND controller waveforms for write access | 146 |
| Figure 28. | NAND controller waveforms for common memory read access | 146 |
| Figure 29. | NAND controller waveforms for common memory write access | 147 |
| Figure 30. | SDRAM read access waveforms (CL = 1) | |
| Figure 31. | SDRAM write access waveforms | 150 |
| Figure 32. | OCTOSPI SDR read/write timing diagram | 152 |
| Figure 33. | OCTOSPI DTR mode timing diagram | |
| Figure 34. | OCTOSPI Hyperbus clock timing diagram | 155 |
| Figure 35. | OCTOSPI Hyperbus read timing diagram | |
| Figure 36. | OCTOSPI Hyperbus write timing diagram | |
| Figure 37. | ADC accuracy characteristics (12-bit resolution) | |
| Figure 38. | Typical connection diagram using the ADC | |
| Figure 39. | Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}) | 164 |
| Figure 40. | Power supply and reference decoupling (V _{REF+} connected to V _{DDA}) | |
| Figure 41. | 12-bit buffered /non-buffered DAC | |
| Figure 42. | Channel transceiver timing diagrams | |
| Figure 43. | DCMI timing diagram | |
| Figure 44. | LCD-TFT horizontal timing diagram | |
| Figure 45. | LCD-TFT vertical timing diagram | |
| Figure 46. | USART timing diagram in Master mode | |
| Figure 47. | USART timing diagram in Slave mode | |
| Figure 48. | SPI timing diagram - slave mode and CPHA = 0 | |



DS13314 Rev 2 11/228

List of figures STM32H733xG

| Figure 49. | SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾ | 195 |
|------------|--|-----|
| Figure 50. | SPI timing diagram - master mode ⁽¹⁾ | 195 |
| Figure 51. | I ² S slave timing diagram (Philips protocol) ⁽¹⁾ | 197 |
| Figure 52. | I ² S master timing diagram (Philips protocol) ⁽¹⁾ | |
| Figure 53. | SAI master timing waveforms | |
| Figure 54. | SAI slave timing waveforms | |
| Figure 55. | MDIO Slave timing diagram | |
| Figure 56. | SDIO high-speed mode | |
| Figure 57. | SD default mode | 203 |
| Figure 58. | DDR mode | 203 |
| Figure 59. | ULPI timing diagram | 205 |
| Figure 60. | Ethernet SMI timing diagram | 206 |
| Figure 61. | Ethernet RMII timing diagram | 207 |
| Figure 62. | Ethernet MII timing diagram | 208 |
| Figure 63. | JTAG timing diagram | 209 |
| Figure 64. | SWD timing diagram | 209 |
| Figure 65. | LQFP100 package outline | 210 |
| Figure 66. | LQFP100 package recommended footprint | 212 |
| Figure 67. | LQFP100 marking example (package top view) | 213 |
| Figure 68. | TFBGA100 package outline | 214 |
| Figure 69. | TFBGA100 package recommended footprint | 215 |
| Figure 70. | TFBGA100 marking example (package top view) | 216 |
| Figure 71. | LQFP144 package outline | 217 |
| Figure 72. | LQFP144 package recommended footprint | 219 |
| Figure 73. | LQFP144 marking example (package top view) | 220 |
| Figure 74. | UFBGA144 package outline | 221 |
| Figure 75. | UFBGA144 package recommended footprint | 222 |
| Figure 76. | UFBGA144 marking example (package top view) | 223 |

STM32H733xG Introduction

1 Introduction

This document provides information on STM32H733xG microcontrollers, such as description, functional overview, pin assignment and definition, packaging, and ordering information.

This document should be read in conjunction with the STM32H733xG reference manual (RM0468), available from the STMicroelectronics website *www.st.com*.

For information on the $Arm^{@(a)}$ $Cortex^{@}$ -M7 core, refer to the $Cortex^{@}$ -M7 Technical Reference Manual, available from the http://www.arm.com website.



DS13314 Rev 2 13/228

_

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Description STM32H733xG

Description 2

STM32H733xG devices are based on the high-performance Arm® Cortex®-M7 32-bit RISC core operating at up to 550 MHz. The Cortex® -M7 core features a floating point unit (FPU) which supports Arm® double-precision (IEEE 754 compliant) and single-precision dataprocessing instructions and data types. The Cortex -M7 core includes 32 Kbytes of instruction cache and 32 Kbytes of data cache. STM32H733xG devices support a full set of DSP instructions and a memory protection unit (MPU) to enhance application security.

STM32H733xG devices incorporate high-speed embedded memories with 1 Mbyte of Flash memory, up to 564 Kbytes of RAM (including 192 Kbytes that can be shared between ITCM and AXI, plus 64 Kbytes exclusively ITCM, plus 128 Kbytes exclusively AXI, 128 Kbyte DTCM, 48 Kbytes AHB and 4 Kbytes of backup RAM), as well as an extensive range of enhanced I/Os and peripherals connected to APB buses, AHB buses, 2x32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memory access. To improve application robustness, all memories feature error code correction (one error correction, two error detections).

The devices embed peripherals allowing mathematical/arithmetic function acceleration (CORDIC co-processor for trigonometric functions and FMAC unit for filter functions). All the devices offer three ADCs, two DACs, two operational amplifiers, two ultra-low power comparators, a low-power RTC, 4 general-purpose 32-bit timers, 12 general-purpose 16-bit timers including two PWM timers for motor control, five low-power timers, a true random number generator (RNG), and a cryptographic acceleration cell, and a HASH processor. The devices support four digital filters for external sigma-delta modulators (DFSDM). They also feature standard and advanced communication interfaces.

- Standard peripherals
 - Five I²Cs
 - Five USARTs, five UARTs and one LPUART
 - Six SPIs, four I²Ss in Half-duplex mode. To achieve audio class accuracy, the I²S peripherals can be clocked by a dedicated internal audio PLL or by an external clock to allow synchronization. (Note that the five USARTs also provide SPI slave capability.)
 - Two SAI serial audio interfaces
 - One SPDIFRX interface with four inputs
 - One SWPMI (Single Wire Protocol Master Interface)
 - Management Data Input/Output (MDIO) slaves
 - Two SDMMC interfaces
 - A USB OTG high-speed interface with full-speed capability (with the ULPI)
 - Two FDCANs plus one TT-FDCAN interface
 - An Ethernet interface
 - Chrom-ART Accelerator
 - HDMI-CEC

DS13314 Rev 2 14/228

STM32H733xG Description

- Advanced peripherals including
 - A flexible memory control (FMC) interface
 - Two Octo-SPI memory interfaces with on-the-fly decryption (OTFDEC)
 - A camera interface for CMOS sensors
 - An LCD-TFT display controller

Refer to *Table 1: STM32H733xG features and peripheral counts* for the list of peripherals available on each part number.

STM32H733xG devices operate in the -40 to +85 °C ambient temperature range from a 1.62 to 3.6 V power supply. The supply voltage can drop down to 1.62 V by using an external power supervisor (see *Section 3.8.2: Power supply supervisor*) and connecting the PDR_ON pin to V_{SS}. Otherwise the supply voltage must stay above 1.71 V with the embedded power voltage detector enabled.

Dedicated supply inputs for USB are available to allow a greater power supply choice.

A comprehensive set of power-saving modes allows the design of low-power applications.

STM32H733xG devices are offered in several packages ranging from 100 to 144 pins/balls. The set of included peripherals changes with the device chosen.

These features make STM32H733xG microcontrollers suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances
- Mobile applications, Internet of Things
- Wearable devices: smart watches.

Figure 1 shows the device block diagram.

DS13314 Rev 2 15/228

Description STM32H733xG




Figure 1. STM32H733xG block diagram



STM32H733xG Description

Table 1. STM32H733xG features and peripheral counts

| | Peripherals | STM32H7 33VGH | STM32H7 33VGT | STM32H7 33ZGT | STM32H7 33ZGI |
|--|--|------------------|------------------|------------------|------------------|
| Flash memory (Kbyt | es) | 1024 | 1024 | 1024 | 1024 |
| | SRAM mapped onto AXI bus | | 1: | 28 | |
| SBAM (Khyton) | SRAM1 (D2 domain) | 16 | | | |
| Flash memory (Kbytes) SRAM SRAM SRAM SRAM RAM shared between ITCM TCM RAM (Kbytes) Backup SRAM (Kbytes) Interfa NOR F memo contro Multipl NOR F memo 16-bit Flash 16-bit contro GPIO Octo-SPI interface OTFDEC CORDIC FMAC Gener Advan (PWM Timers Basic Low-pe | SRAM2 (D2 domain) | | 1 | 6 | |
| | SRAM4 (D3 domain) | | 1 | 6 | |
| RAM shared betwee | n ITCM and AXI (Kbytes) | | 19 | 92 | |
| TCM DAM (Khytos) | ITCM RAM (instruction) | | 6 | 4 | |
| TOW KAW (Royles) | DTCM RAM (data) | | 12 | 28 | |
| Backup SRAM (Kby | tes) | | 4 | 4 | |
| | Interface | | | 1 | |
| | NOR Flash memory/RAM controller | - | - | yes | yes |
| FMC | Multiplexed I/O NOR Flash memory | yes | yes | yes | yes |
| | 16-bit NAND Flash memory | yes | yes | yes | yes |
| | 16-bit SDRAM controller | - | - | yes | yes |
| GPIO | | 80 | 80 | 112 | 114 |
| Octo-SPI interface | | 2 ⁽¹⁾ | 2 ⁽¹⁾ | 2 | 2 |
| OTFDEC | | yes | | | |
| CORDIC | | yes | | | |
| FMAC | | | ye | es | |
| | General purpose 32 bits | 2 | 2 | 2 | 2 |
| | General purpose 16 bits | 10 | 10 | 10 | 10 |
| | Advanced control (PWM) | 2 | 2 | 2 | 2 |
| Timers | Basic | 2 | 2 | 2 | 2 |
| | Low-power | 5 | 5 | 5 | 5 |
| | RTC | 1 | 1 | 1 | 1 |
| | Window watchdog / independent watchdog | 2 | 2 | 2 | 2 |
| Wakeup pins | | 4 | 4 | 4 | 4 |

Description STM32H733xG

Table 1. STM32H733xG features and peripheral counts (continued)

| | Peripherals | STM32H7 33VGH | STM32H7 33VGT | STM32H7 33ZGT | STM32H7 33ZGI |
|-------------------------|--------------------------------------|--------------------|--------------------|------------------|------------------|
| Tamper pins | 2 | 2 | 2 | 2 | |
| Random number g | enerator | | ує | es | |
| Cryptographic acce | elerator | | ye | es | |
| | SPI / I2S | 5/4 | 5/4 | 6/4 | 6/4 |
| | I2C | 5 | 5 | 5 | 5 |
| | USART/UART/ LPUART | 5/5/1 | 5/5/1 | 5/5/1 | 5/5/1 |
| | SAI/PDM | 2/1 ⁽²⁾ | 2/1 ⁽²⁾ | 2/1 | 2/1 |
| | SPDIFRX | | | 1 | |
| Random number generator | HDMI-CEC | 1 | | | |
| interfaces | SWPMI | | | 1 | |
| | MDIO | | | 1 | |
| | SDMMC | | 2 | 2 | |
| | FDCAN/TT-FDCAN | 2/1 | 2/1 | 2/1 | 2/1 |
| | USB [OTG_HS(ULPI)/FS(PHY)] | 1 [1/1] | 1 [1/1] | 1 [1/1] | 1 [1/1] |
| | Ethernet [MII/RMII] | 1 [1/1] | 1 [1/1] | 1 [1/1] | 1 [1/1] |
| Camera interface/F | PSSI | yes | | | |
| LCD-TFT | | yes | yes | yes | yes |
| Chrom-ART Accele | erator (DMA2D) | yes | | | |
| | Number of ADCs | | 2 | 2 | |
| | Number of direct channelsADC1/ADC2 | 2/2 | 0 | 0 | 2/2 |
| 16-bit ADCs | Number of fast channels ADC1/ADC2 | 3/2 | 3/2 | 4/3 | 4/3 |
| | Number of slow channels ADC1/ADC2 | 9/8 | 11/10 | 12/11 | 12/11 |
| | Number of ADCs | | | 1 | |
| 12 bit ADCo | Number of direct channels | 2 | 2 | 2 | 2 |
| 12-DILADOS | Number of fast channels | 6 | 2 | 6 | 6 |
| | Number of slow channels | 9 | 0 | 4 | 9 |
| | Present in IC | | ye | es | |
| 12-bit DAC | Number of channels | 2 | | | |
| 12-DIL DAG | Comparators | 2 | | | |
| | Operational amplifiers | 2 | | | |
| DFSDM | Present in IC | | ye | es | |

STM32H733xG Description

Table 1. STM32H733xG features and peripheral counts (continued)

| Peripherals | | STM32H7 33VGH | STM32H7 33VGT | STM32H7 33ZGT | STM32H7 33ZGI |
|--------------------------|----------------------|------------------|------------------|------------------|------------------|
| Maximum CPU frequency | | 550 MHz | | | |
| USB separate supply pad | | yes | - | yes | yes |
| USB internal regulator | | - | - | - | - |
| LDO | | yes | | | |
| SMPS step-down converter | | - | - | - | - |
| Operating voltage | | 1.62 to 3.6 V | 1.71 to 3.6 V | 1.62 to 3.6 V | |
| Operating | Ambient temperature | -40°C to +85°C | | | |
| temperatures | Junction temperature | -40°C to +125°C | | | |
| Package | | TFBGA100 | LQFP100 | LQFP144 | UFBGA144 |

^{1.} The two Octo-SPI/Quad-SPI interfaces are available only in Muxed mode.

For limitations on peripheral features depending on packages, check the available pins/balls in Table 8: STM32H733 pin alternate functions.

3 Functional overview

3.1 Arm[®] Cortex[®]-M7 with FPU

The Arm® Cortex®-M7 with double-precision FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and optimized power consumption, while delivering outstanding computational performance and low interrupt latency.

The Cortex®-M7 processor is a highly efficient high-performance featuring:

- Six-stage dual-issue pipeline
- Dynamic branch prediction
- Harvard architecture with L1 caches (32 Kbytes of I-cache and 32 Kbytes of D-cache)
- 64-bit AXI interface
- 64-bit ITCM interface
- 2x32-bit DTCM interfaces

The following memory interfaces are supported:

- Separate Instruction and Data buses (Harvard Architecture) to optimize CPU latency
- Tightly Coupled Memory (TCM) interface designed for fast and deterministic SRAM accesses
- AXI Bus interface to optimize Burst transfers
- Dedicated low-latency AHB-Lite peripheral bus (AHBP) to connect to peripherals.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

It also supports single and double precision FPU (floating point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.

Figure 1 shows the general block diagram of the STM32H733xG family.

3.2 Memory protection unit (MPU)

generated.

The memory protection unit (MPU) manages the CPU access rights and the attributes of the system resources. It has to be programmed and enabled before use. Its main purposes are to prevent an untrusted user program to accidentally corrupt data used by the OS and/or by a privileged task, but also to protect data processes or read-protect memory regions.

The MPU defines access rules for privileged accesses and user program accesses. It allows defining up to 16 protected regions that can in turn be divided into up to 8 independent subregions, where region address, size, and attributes can be configured. The protection area ranges from 32 bytes to 4 Gbytes of addressable memory. When an unauthorized access is performed, a memory management exception is

3.3 Memories

3.3.1 Embedded Flash memory

The STM32H733xG devices embed 1 Mbyte of Flash memory that can be used for storing programs and data.

The Flash memory is organized as 266-bit Flash words memory that can be used for storing both code and data constants. Each word consists of:

- one Flash word (8 words, 32 bytes or 256 bits)
- 10 ECC bits (single-error correction and double-error detection).

The Flash memory is organized as follows:

- 1 Mbyte of user Flash memory block containing eight user sectors of 128 Kbytes (4 K Flash memory words)
- 128 Kbytes of system Flash memory from which the device can boot
- 2 Kbytes (64 Flash words) of user option bytes for user configuration

3.3.2 Embedded SRAM

All devices feature:

- from 128 to 320 Kbytes of AXI-SRAM mapped onto the AXI bus on D1 domain
- SRAM1 mapped on D2 domain: 16 Kbytes
- SRAM2 mapped on D2 domain: 16 Kbytes
- SRAM4 mapped on D3 domain: 16 Kbytes
- 4 Kbytes of backup SRAM

The content of this area is protected against possible unwanted write accesses, and can be retained in Standby or V_{BAT} mode.

RAM mapped to TCM interface (ITCM and DTCM):

Both ITCM and DTCM RAMs are 0 wait state memories. They can be accessed either from the CPU or the MDMA (even in Sleep mode) through a specific AHB slave of the Cortex®-M7CPU(AHBSAHBP):

- 64 to 256 Kbytes of ITCM-RAM (instruction RAM)
 This RAM is connected to ITCM 64-bit interface designed for execution of critical real-times routines by the CPU.
- 128 Kbytes of DTCM-RAM (2x 64-Kbyte DTCM-RAMs on 2x32-bit DTCM ports)
 The DTCM-RAM could be used for critical real-time data, such as interrupt service routines or stack/heap memory. Both DTCM-RAMs can be used in parallel (for load/store operations) thanks to the Cortex®-M7 dual issue capability.

The MDMA can be used to load code or data in ITCM or DTCM RAMs. As reflected above, 192 Kbyte of RAM can be used either for AXI SRAM or ITCM, with a 64Kbyte granularity.

5

DS13314 Rev 2 21/228

Error code correction (ECC)

Over the product lifetime, and/or due to external events such as radiations, invalid bits in memories may occur. They can be detected and corrected by ECC. This is an expected behavior that has to be managed at final-application software level in order to ensure data integrity through ECC algorithms implementation.

SRAM data are protected by ECC:

- 7 ECC bits are added per 32-bit word.
- 8 ECC bits are added per 64-bit word for AXI-SRAM and ITCM-RAM.

The ECC mechanism is based on the SECDED algorithm. It supports single-error correction and double-error detection.

3.4 Secure access mode

In addition to other typical memory protection mechanism (RDP, PCROP), STM32H733xG devices introduce the Secure access mode, a new enhanced security feature. This mode allows developing user-defined secure services by ensuring, on the one hand code and data protection and on the other hand code safe execution.

Two types of secure services are available:

- STMicroelectronics Root Secure Services:
 - These services are embedded in System memory. They provide a secure solution for firmware and third-party modules installation. These services rely on cryptographic algorithms based on a device unique private key.
- User-defined secure services:
 - These services are embedded in user Flash memory. Examples of user secure services are proprietary user firmware update solution, secure Flash integrity check or any other sensitive applications that require a high level of protection.
 - The secure firmware is embedded in specific user Flash memory areas configured through option bytes.

Secure services are executed just after a reset and preempt all other applications to guarantee protected and safe execution. Once executed, the corresponding code and data are no more accessible.

The above secure services is activated for the next reset exits through an option bit.

3.5 Boot modes

At startup, the boot memory space is selected by the BOOT pin and BOOT_ADDx option bytes, allowing to program any boot memory address from 0x0000 0000 to 0x3FFF FFFF which includes:

- All Flash address space
- All RAM address space: ITCM, DTCM RAMs and SRAMs
- The System memory bootloader

The boot loader is located in non-user System memory. It is used to reprogram the Flash memory through a serial interface (USART, I2C, SPI, FDCAN, USB-DFU). Refer to application note AN2606 "STM32 microcontroller System memory Boot mode" for details.

3.6 CORDIC co-processor (CORDIC)

The CORDIC co-processor provides hardware acceleration of certain mathematical functions, notably trigonometric, commonly used in motor control, metering, signal processing and many other applications.

It speeds up the calculation of these functions compared to a software implementation, allowing a lower operating frequency, or freeing up processor cycles in order to perform other tasks.

The filter mathematical accelerator unit performs arithmetic operations on vectors. It comprises a multiplier/accumulator (MAC) unit, together with address generation logic, which allows it to index vector elements held in local memory.

The unit includes support for circular buffers on input and output, which allows digital filters to be implemented. Both finite and infinite impulse response filters can be realized.

The unit allows frequent or lengthy filtering operations to be offloaded from the CPU, freeing up the processor for other tasks. In many cases it can accelerate such calculations compared to a software implementation, resulting in a speed-up of time critical tasks.

CORDIC features

- 24-bit CORDIC rotation engine
- Circular and Hyperbolic modes
- Rotation and Vectoring modes
- Functions: Sine, Cosine, Sinh, Cosh, Atan, Atan2, Atanh, Modulus, Square root, Natural logarithm
- Programmable precision up to 20-bit
- Fast convergence: 4 bits per clock cycle
- Supports 16-bit and 32-bit fixed point input and output formats
- Low latency AHB slave interface
- Results can be read as soon as ready without polling or interrupt
- DMA read and write channels

5

DS13314 Rev 2 23/228

3.7 Filter mathematical accelerator (FMAC)

The filter mathematical accelerator unit performs arithmetic operations on vectors. It comprises a multiplier/accumulator (MAC) unit, together with address generation logic, which allows it to index vector elements held in local memory.

The unit includes support for circular buffers on input and output, which allows digital filters to be implemented. Both finite and infinite impulse response filters can be realized.

The unit allows frequent or lengthy filtering operations to be offloaded from the CPU, freeing up the processor for other tasks. In many cases it can accelerate such calculations compared to a software implementation, resulting in a speed-up of time critical tasks.

FMAC features

- 16 x 16-bit multiplier
- 24+2-bit accumulator with addition and subtraction
- 16-bit input and output data
- 256 x 16-bit local memory
- Up to three areas can be defined in memory for data buffers (two input, one output), defined by programmable base address pointers and associated size registers
- Input and output sample buffers can be circular
- Buffer "watermark" feature reduces overhead in interrupt mode
- Filter functions: FIR, IIR (direct form 1)
- AHB slave interface
- DMA read and write data channels

3.8 Power supply management

3.8.1 Power supply scheme

STM32H733xG power supply voltages are the following:

- V_{DD} = 1.62 to 3.6 V: external power supply for I/Os, provided externally through V_{DD} pins.
- V_{DDLDO} = 1.62 to 3.6 V: supply voltage for the internal regulator supplying V_{CORE}
- V_{DDA} = 1.62 to 3.6 V: external analog power supplies for ADC, DAC, COMP and OPAMP.
- V_{DD33USB}: allows the support of a VDD supply different from 3.3 V while powering the USB transceiver with 3.3V on V_{DD33USB}.
- V_{BAT} = 1.2 to 3.6 V: power supply for the V_{SW} domain when V_{DD} is not present.
- V_{CAP}: V_{CORE} supply voltage, which values depend on voltage scaling (1.0 V, 1.1 V, 1.2 V or 1.35 V). They are configured through VOS bits in PWR_D3CR register. The V_{CORE} domain is split into the following power domains that can be independently switch off.
 - D1 domain containing some peripherals and the Cortex[®]-M7 core
 - D2 domain containing a large part of the peripherals
 - D3 domain containing some peripherals and the system control

During power-up and power-down phases, the following power sequence requirements must be respected (see *Figure 2*):

- When V_{DD} is below 1 V, other power supplies (V_{DDA}, V_{DD33USB}) must remain below V_{DD} + 300 mV.
- When V_{DD} is above 1 V, all power supplies are independent.

During the power-down phase, V_{DD} can temporarily become lower than other supplies only if the energy provided to the microcontroller remains below 1 mJ. This allows external decoupling capacitors to be discharged with different time constants during the power-down transient phase.




Figure 2. Power-up/power-down sequence

1. V_{DDx} refers to any power supply among V_{DDA} , $V_{DD33USB}$.

3.8.2 Power supply supervisor

The devices have an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry:

Power-on reset (POR)

The POR supervisor monitors V_{DD} power supply and compares it to a fixed threshold. The devices remain in Reset mode when V_{DD} is below this threshold,

Power-down reset (PDR)

The PDR supervisor monitors V_{DD} power supply. A reset is generated when V_{DD} drops below a fixed threshold.

The PDR supervisor can be enabled/disabled through PDR_ON pin.

Brownout reset (BOR)

The BOR supervisor monitors V_{DD} power supply. Three BOR thresholds (from 2.1 to 2.7 V) can be configured through option bytes. A reset is generated when V_{DD} drops below this threshold.

DS13314 Rev 2 25/228

3.8.3 Voltage regulator

The same voltage regulator supplies the 3 power domains (D1, D2 and D3). D1 and D2 can be independently switched off.

Voltage regulator output can be adjusted according to application needs through 6 power supply levels:

- Run mode (VOS0 to VOS3)
 - Scale 0: boosted performance
 - Scale 1: high performance
 - Scale 2: medium performance and consumption
 - Scale 3: optimized performance and low-power consumption
- Stop mode (SVOS3 to SVOS5)
 - Scale 3: peripheral with wakeup from Stop mode capabilities (UART, SPI, I2C, LPTIM) are operational
 - Scale 4 and 5 where the peripheral with wakeup from Stop mode is disabled. The
 peripheral functionality is disabled but wakeup from Stop mode is possible through
 GPIO or asynchronous interrupt.

3.9 Low-power strategy

There are several ways to reduce power consumption on STM32H733xG:

- Decrease the dynamic power consumption by slowing down the system clocks even in Run mode and by individually clock gating the peripherals that are not used.
- Save power when the CPU is idle, by selecting among the available low-power modes
 according to the user application needs. This allows the best compromise between
 short startup time and low power consumption to be achieved, according to the
 available wakeup sources.

The devices feature several low-power modes:

- CSleep (CPU clock stopped)
- CStop (CPU sub-system clock stopped)
- DStop (Domain bus matrix clock stopped)
- Stop (System clock stopped)
- DStandby (Domain powered down)
- Standby (System powered down)

CSleep and CStop low-power modes are entered by the MCU when executing the WFI (Wait for Interrupt) or WFE (Wait for Event) instructions, or when the SLEEPONEXIT bit of the Cortex[®]-Mx core is set after returning from an interrupt service routine.

A domain can enter low-power mode (DStop or DStandby) when the processor, its subsystem and the peripherals allocated in the domain enter low-power mode.

If part of the domain is not in low-power mode, the domain remains in the current mode.

Finally the system can enter Stop or Standby when all EXTI wakeup sources are cleared and the power domains are in DStop or DStandby mode.

| System power mode | D1 domain power mode | D2 domain power mode | D3 domain power mode | | | | |
|-------------------|--|----------------------|----------------------|--|--|--|--|
| Run | DRun/DStop/DStandby DRun/DStop/DStandby DStop/DStandby DStop/DStandby | | DRun DStop | | | | |
| Stop | | | | | | | |
| Standby | DStandby | DStandby | DStandby | | | | |

Table 2. System versus domain low-power mode

3.10 Reset and clock controller (RCC)

The clock and reset controller is located in D3 domain. The RCC manages the generation of all the clocks, as well as the clock gating and the control of the system and peripheral resets. It provides a high flexibility in the choice of clock sources and allows to apply clock ratios to improve the power consumption. In addition, on some communication peripherals that are capable to work with two different clock domains (either a bus interface clock or a kernel peripheral clock), thus the system frequency can be changed without modifying the baudrate.

3.10.1 Clock management

The devices embed four internal oscillators, two oscillators with external crystal or resonator, two internal oscillators with fast startup time and three PLLs.

The RCC receives the following clock source inputs:

- Internal oscillators:
 - 64 MHz HSI clock
 - 48 MHz RC oscillator
 - 4 MHz CSI clock
 - 32 kHz LSI clock
- External oscillators:
 - HSE clock: 4-50 MHz (generated from an external source) or 4-48 MHz(generated from a crystal/ceramic resonator)
 - LSE clock: 32.768 kHz

The RCC provides three PLLs: one for system clock, two for kernel clocks.

The system starts on the HSI clock. The user application can then select the clock configuration.

3.10.2 System reset sources

Power-on reset initializes all registers while system reset reinitializes the system except for the debug, part of the RCC and power controller status registers, as well as the backup power domain.

A system reset is generated in the following cases:

- Power-on reset (pwr por rst)
- Brownout reset
- Low level on NRST pin (external reset)
- Window watchdog
- Independent watchdog
- Software reset
- Low-power mode security reset
- Exit from Standby

3.11 General-purpose input/outputs (GPIOs)


Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

After reset, all GPIOs (except debug pins) are in Analog mode to reduce power consumption (refer to GPIOs register reset values in the device reference manual).

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.12 Bus-interconnect matrix

The devices feature an AXI bus matrix, two AHB bus matrices and bus bridges that allow the interconnection of bus masters with bus slaves (see *Figure 3*).





3.13 DMA controllers

The devices feature four DMA instances and a DMA request router to unload CPU activity:

A master direct memory access (MDMA)

The MDMA is a high-speed DMA controller, which is in charge of all types of memory transfers (peripheral to memory, memory to memory, memory to peripheral), without any CPU action. It features a master AXI interface and a dedicated AHB interface to access Cortex[®]-M7 TCM memories.

The MDMA is located in D1 domain. It is able to interface with the other DMA controllers located in D2 domain to extend the standard DMA capabilities, or can manage peripheral DMA requests directly.

Each of the 16 channels can perform single block transfers, repeated block transfers and linked list transfers.

- Two dual-port DMAs (DMA1, DMA2) located in D2 domain, with FIFO and request router capabilities.
- One basic DMA (BDMA) located in D3 domain, with request router capabilities.
- A DMA request multiplexer (DMAMUX)

The DMA request router could be considered as an extension of the DMA controller. It routes the DMA peripheral requests to the DMA controller itself. This allowing managing the DMA requests with a high flexibility, maximizing the number of DMA requests that run concurrently, as well as generating DMA requests from peripheral output trigger or DMA event.

3.14 Chrom-ART Accelerator (DMA2D)

The Chrom-Art Accelerator (DMA2D) is a specialized DMA dedicated to image manipulation. It can perform the following operations:

- Filling a part or the whole of a destination image with a specific color
- Copying a part or the whole of a source image into a part or the whole of a destination
- image
- Copying a part or the whole of a source image into a part or the whole of a destination
- image with a pixel format conversion
- Blending a part and/or two complete source images with different pixel format and copy
- the result into a part or the whole of a destination image with a different color format.
- All the classical color coding schemes are supported from 4-bit up to 32-bit per pixel with indexed or direct color mode, including block based YCbCr to handle JPEG decoder output.
- The DMA2D has its own dedicated memories for CLUTs (color look-up tables).

An interrupt can be generated when an operation is complete or at a programmed watermark.

All the operations are fully automated and are running independently from the CPU or the DMAs.

3.15 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller which is able to manage 16 priority levels, and handle up to 140 maskable interrupt channels plus the 16 interrupt lines of the Cortex[®]-M7 with FPU core.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor context automatically saved on interrupt entry, and restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

3.16 Extended interrupt and event controller (EXTI)

The EXTI controller performs interrupt and event management. In addition, it can wake up the processor, power domains and/or D3 domain from Stop mode.

The EXTI handles up to 80 independent event/interrupt lines split as 26 configurable events and 54 direct events.

Configurable events have dedicated pending flags, active edge selection, and software trigger capable.

Direct events provide interrupts or events from peripherals having a status flag.

3.17 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a programmable polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

DS13314 Rev 2 31/228

3.18 Flexible memory controller (FMC)

The FMC controller main features are the following:

- Interface with static-memory mapped devices including:
 - Static random access memory (SRAM)
 - NOR Flash memory/OneNAND Flash memory
 - PSRAM (4 memory banks)
 - NAND Flash memory with ECC hardware to check up to 8 Kbytes of data
- Interface with synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) memories
- 8-,16-bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- Read FIFO for SDRAM controller
- The maximum FMC_CLK/FMC_SDCLK frequency for synchronous accesses is the FMC kernel clock divided by 2.

3.19 Octo-SPI memory interface (OCTOSPI)

The OCTOSPI is a specialized communication interface targeting single, dual, quad or octal SPI memories. The STM32H733xG embeds two separate Octo-SPI interfaces.

Each OCTOSPI instance supports single/dual/quad/octal SPI formats. multiplexing of single/dual/quad/octal SPI over the same bus can be achieved using the integrated Octo-SPI I/O manager (OCTOSPIM).

The OCTOSPI can operate in any of the three following modes:

- Indirect mode: all the operations are performed using the OCTOSPI registers
- Status-polling mode: the external memory status register is periodically read and an interrupt can be generated in case of flag setting
- Memory-mapped mode: the external memory is memory mapped and it is seen by the system as if it was an internal memory supporting both read and write operations.

The OCTOSPI supports two frame formats supported by most external serial memories such as serial PSRAMs, serial NAND and serial NOR Flash memories, Hyper RAMs and Hyper Flash memories.

Multi chip package (MCP) combining any of the above mentioned memory types can also be supported.

- The classical frame format with the command, address, alternate byte, dummy cycles and data phase
- The HyperBus™ frame format.

3.20 Analog-to-digital converters (ADCs)

STM32H733xG devices embed three analog-to-digital converters, two of 16-bit resolution, and the third of 12-bit resolution. The 16-bit resolution ADCs can be configured as 16, 14, 12, 10 or 8 bits. The 12-bit resolution ADC can be configured to 12, 10 or 8 bits.

Each ADC shares up to 20 external channels, performing conversions in Single-shot or Scan mode. In Scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- simultaneous sample and hold
- Interleaved sample and hold

The ADC can be served by the DMA controller, thus allowing automatic transfer of ADC converted values to a destination location without any software action.

In addition, an analog watchdog feature can accurately monitor the converted voltage of one, some, or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs can be triggered by any of the TIM1, TIM2, TIM3, TIM4, TIM6, TIM8, TIM15, TIM23, TIM24, and LPTIM1 timers.

3.21 Temperature sensor

STM32H733xG devices embed a temperature sensor that generates a voltage (V_{TS}) that varies linearly with the temperature. This temperature sensor is internally connected to ADC3_IN17. The conversion range is between 1.7 V and 3.6 V. It can measure the device junction temperature ranging from -40 to $+125^{\circ}$ C.

The temperature sensor have a good linearity, but it has to be calibrated to obtain a good overall accuracy of the temperature measurement. As the temperature sensor offset varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only. To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the System memory area, which is accessible in Read-only mode.

3.22 Digital temperature sensor (DTS)

STM32H733xG devices embed a sensor that converts the temperature into a square wave the frequency of which is proportional to the temperature. The PCLK or the LSE clock can be used as the reference clock for the measurements. A formula given in the product reference manual allows calculation of the temperature according to the measured frequency stored in the DTS DR register.

4

DS13314 Rev 2 33/228

3.23 V_{BAT} operation

The V_{BAT} power domain contains the RTC, the backup registers and the backup SRAM.

To optimize battery duration, this power domain is supplied by V_{DD} when available or by the voltage applied on VBAT pin (when V_{DD} supply is not present). V_{BAT} power is switched when the PDR detects that V_{DD} dropped below the PDR level.

The voltage on the VBAT pin could be provided by an external battery, a supercapacitor or directly by V_{DD} , in which case, the V_{BAT} mode is not functional.

 V_{BAT} operation is activated when V_{DD} is not present.

The V_{BAT} pin supplies the RTC, the backup registers and the backup SRAM.

Note: When the microcontroller is supplied from V_{BAT} , external interrupts and RTC alarm/events do not exit it from V_{BAT} operation.

When PDR_ON pin is connected to V_{SS} (Internal Reset OFF), the V_{BAT} functionality is no more available and V_{BAT} pin should be connected to V_{DD} .

3.24 Digital-to-analog converters (DAC)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- left or right data alignment in 12-bit mode
- · synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel including DMA underrun error detection
- · external triggers for conversion
- input voltage reference V_{RFF+} or internal VREFBUF reference.

The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.

3.25 Ultra-low-power comparators (COMP)

STM32H733xG devices embed two rail-to-rail comparators (COMP1 and COMP2). They feature programmable reference voltage (internal or external), hysteresis and speed (low speed for low-power) as well as selectable output polarity.

The reference voltage can be one of the following:

- An external I/O
- A DAC output channel
- An internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers, and be combined into a window comparator.

3.26 Operational amplifiers (OPAMP)

STM32H733xG devices embed two rail-to-rail operational amplifiers (OPAMP1 and OPAMP2) with external or internal follower routing and PGA capability.

The operational amplifier main features are:

- PGA with a non-inverting gain ranging of 2, 4, 8 or 16 or inverting gain ranging of -1, -3,
 -7 or -15
- One positive input connected to DAC
- Output connected to internal ADC
- Low input bias current down to 1 nA
- Low input offset voltage down to 1.5 mV
- Gain bandwidth up to 7.3 MHz

The devices embeds two operational amplifiers (OPAMP1 and OPAMP2) with two inputs and one output each. These three I/Os can be connected to the external pins, thus enabling any type of external interconnections. The operational amplifiers can be configured internally as a follower, as an amplifier with a non-inverting gain ranging from 2 to 16 or with inverting gain ranging from -1 to -15.

DS13314 Rev 2 35/228

3.27 Digital filter for sigma-delta modulators (DFSDM)

The devices embed one DFSDM with 4 digital filters modules and 8 external input serial channels (transceivers) or alternately 8 internal parallel inputs support.

The DFSDM peripheral is dedicated to interface the external $\Sigma\Delta$ modulators to microcontroller and then to perform digital filtering of the received data streams (which represent analog value on $\Sigma\Delta$ modulators inputs). DFSDM can also interface PDM (Pulse Density Modulation) microphones and perform PDM to PCM conversion and filtering in hardware. DFSDM features optional parallel data stream inputs from internal ADC peripherals or microcontroller memory (through DMA/CPU transfers into DFSDM).

DFSDM transceivers support several serial interface formats (to support various $\Sigma\Delta$ modulators). DFSDM digital filter modules perform digital processing according user selected filter parameters with up to 24-bit final ADC resolution.

The DFSDM peripheral supports:

- 8 multiplexed input digital serial channels:
 - configurable SPI interface to connect various SD modulator(s)
 - configurable Manchester coded 1 wire interface support
 - PDM (Pulse Density Modulation) microphone input support
 - maximum input clock frequency up to 20 MHz (10 MHz for Manchester coding)
 - clock output for SD modulator(s): 0..20 MHz
- alternative inputs from 8 internal digital parallel channels (up to 16 bit input resolution):
 - internal sources: ADC data or memory data streams (DMA)
- 4 digital filter modules with adjustable digital signal processing:
 - Sinc^x filter: filter order/type (1..5), oversampling ratio (up to 1..1024)
 - integrator: oversampling ratio (1..256)
- up to 24-bit output data resolution, signed output data format
- automatic data offset correction (offset stored in register by user)
- continuous or single conversion
- start-of-conversion triggered by:
 - software trigger
 - internal timers
 - external events
 - start-of-conversion synchronously with first digital filter module (DFSDM0)
- analog watchdog feature:
 - low value and high value data threshold registers
 - dedicated configurable Sincx digital filter (order = 1..3, oversampling ratio = 1..32)
 - input from final output data or from selected input digital serial channels
 - continuous monitoring independently from standard conversion
- short circuit detector to detect saturated analog input values (bottom and top range):
 - up to 8-bit counter to detect 1..256 consecutive 0's or 1's on serial data stream
 - monitoring continuously each input serial channel
- break signal generation on analog watchdog event or on short circuit detector event



- extremes detector:
 - storage of minimum and maximum values of final conversion data
 - refreshed by software
- DMA capability to read the final conversion data
- interrupts: end of conversion, overrun, analog watchdog, short circuit, input serial channel clock absence
- "regular" or "injected" conversions:
 - "regular" conversions can be requested at any time or even in Continuous mode without having any impact on the timing of "injected" conversions
 - "injected" conversions for precise timing and with high conversion priority
- Pulse skipper feature to support beamforming applications (delay-line like behavior).

Table 3. DFSDM implementation

| DFSDM features | DFSDM1 |
|--|--------|
| Number of filters | 4 |
| Number of input transceivers/channels | 8 |
| Internal ADC parallel input | X |
| Number of external triggers | 16 |
| Regular channel information in identification register | Х |

3.28 Digital camera interface (DCMI)

The devices embed a camera interface that can connect with camera modules and CMOS sensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera interface can achieve a data transfer rate up to 140 Mbyte/s using a 80 MHz pixel clock. It features:

- Programmable polarity for the input pixel clock and synchronization signals
- Parallel data communication can be 8-, 10-, 12- or 14-bit
- Supports 8-bit progressive video monochrome or raw bayer format, YCbCr 4:2:2 progressive video, RGB 565 progressive video or compressed data (like JPEG)
- Supports Continuous mode or Snapshot (a single frame) mode
- Capability to automatically crop the image

3.29 **PSSI**

The PSSI is a generic synchronous 8-/16-bit parallel data input/output slave interface. It allows the transmitter to send a data valid signal to indicate when the data is valid, and the receiver to output a flow control signal to indicate when it is ready to sample the data.

The main PSSI features are:

- Slave mode operation
- 8- or 16-bit parallel data input or output
- 8-word (32-byte) FIFO
- Data enable (DE) alternate function input and Ready (RDY) alternate function output.

When enabled, these signals can either allow the transmitter to indicate when the data is valid or, the receiver to indicate when it is ready to sample the data, or both.

The PSSI shares most of its circuitry with the digital camera interface (DCMI). It therefore cannot be used simultaneously with the DCMI.

3.30 LCD-TFT controller

The LCD-TFT display controller provides a 24-bit parallel digital RGB (Red, Green, Blue) and delivers all signals to interface directly to a broad range of LCD and TFT panels up to XGA (1024 x 768) resolution with the following features:

- 2 display layers with dedicated FIFO (64x64-bit)
- Color Look-Up table (CLUT) up to 256 colors (256x24-bit) per layer
- Up to 8 input color formats selectable per layer
- Flexible blending between two layers using alpha value (per pixel or constant)
- Flexible programmable parameters for each layer
- Color keying (transparency color)
- Up to 4 programmable interrupt events
- AXI master interface with burst of 16 words

3.31 True random number generator (RNG)

The RNG is a true random number generator that provides full entropy outputs to the application as 32-bit samples. It is composed of a live entropy source (analog) and an internal conditioning component.

The RNG can be used to construct a Non-deterministic Random Bit Generator (NDRBG), as a NIST SP 800-90B compliant entropy source.

The RNG true random number generator has been tested using German BSI statistical tests of AIS-31 (T0 to T8), and NIST SP800-90B statistical test suite.

3.32 Cryptographic acceleration (CRYP and HASH)

The devices embed a cryptographic processor that supports the advanced cryptographic algorithms usually required to ensure confidentiality, authentication, data integrity and non-repudiation when exchanging messages

with a peer:

- Encryption/Decryption
 - DES/TDES (data encryption standard/triple data encryption standard): ECB (electronic codebook) and CBC (cipher block chaining) chaining algorithms, 64-, 128- or 192-bit key
 - AES (advanced encryption standard): ECB, CBC, GCM, CCM, and CTR (counter mode) chaining algorithms, 128, 192 or 256-bit key
- Universal HASH
 - SHA-1 and SHA-2 (secure HASH algorithms)
 - MD5
 - HMAC

The cryptographic accelerator supports DMA request generation.

3.33 On-the-fly decryption engine (OTFDEC)

The embedded OTFDEC decrypts in real-time the encrypted content stored in the external Octo-SPI memories used in Memory-mapped mode.

The OTFDEC uses the AES-128 algorithm in counter mode (CTR).

Code execution on external Octo-SPI memories can be protected against fault injection thanks to

STMicroelectronics enhanced encryption mode (refer to RM0468 for details).

39/228

The OTFDEC main features are as follow:

 On-the-fly 128-bit decryption during STM32 Octo-SPI read operations (single or multiple).

- AES-CTR algorithm with keystream FIFO (depth= 4)
- Support for any read size
- Up to four independent encrypted regions
 - Region definition granularity: 4096 bytes
 - Region configuration write locking mechanism
 - Two optional decryption modes: execute-only and execute-never
- 128-bit key for each region, two-byte firmware version, and eight-byte applicationdefined nonce
- Encryption keys confidentiality and integrity protection
 - Write only registers with software locking mechanism
 - Availability of 8-bit CRC as public key information
- Support for STM32 Octo-SPI prefetching mechanism.

3.34 Timers and watchdogs

The devices include two advanced-control timers, twelve general-purpose timers, two basic timers, five low-power timers, two watchdogs and a SysTick timer.

All timer counters can be frozen in Debug mode.

Table 4 compares the features of the advanced-control, general-purpose and basic timers.

Table 4. Timer feature comparison

| Timer type | Timer | Counter resolution | Counter type | Prescaler factor | DMA request generation | Capture/ compare channels | Comple- mentary output | Max interface clock (MHz) | Max timer clock (MHz) |
|----------------------|-----------------------------------|--------------------|-------------------------|---|------------------------------|---------------------------------|------------------------------|------------------------------------|--------------------------------|
| Advanced -control | TIM1, TIM8 | 16-bit | Up, Down, Up/down | Any integer between 1 and 65536 | Yes | 4 | Yes | 137.5 | 275 |
| | TIM2, TIM5, TIM23, TIM24 | 32-bit | Up, Down, Up/down | Any integer between 1 and 65536 | Yes | 4 | No | 137.5 | 275 |
| | TIM3, TIM4 | 16-bit | Up, Down, Up/down | Any integer between 1 and 65536 | Yes | 4 | No | 137.5 | 275 |
| General | TIM12 | 16-bit | Up | Any integer between 1 and 65536 | No | 2 | No | 137.5 | 275 |
| purpose | TIM13, TIM14 | 16-bit | Up | Any integer between 1 and 65536 | No | 1 | No | 137.5 | 275 |
| | TIM15 | 16-bit | Up | Any integer between 1 and 65536 | Yes | 2 | 1 | 137.5 | 275 |
| | TIM16, TIM17 | 16-bit | Up | Any integer between 1 and 65536 | Yes | 1 | 1 | 137.5 | 275 |

Table 4. Timer feature comparison (continued)

| Timer type | Timer | Counter resolution | Counter type | Prescaler factor | DMA request generation | Capture/ compare channels | Comple- mentary output | Max interface clock (MHz) | Max timer clock (MHz) |
|------------------------|--|--------------------|-----------------|---|------------------------------|---------------------------------|------------------------------|------------------------------------|--------------------------------|
| Basic | TIM6, TIM7 | 16-bit | Up | Any integer between 1 and 65536 | Yes | 0 | No | 137.5 | 275 |
| Low- power timer | LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5 | 16-bit | Up | 1, 2, 4, 8, 16, 32, 64, 128 | No | 0 | No | 137.5 | 275 |

The maximum timer clock is up to 550 MHz depending on the TIMPRE bit in the RCC_CFGR register and D2PRE1/2 bits in RCC_D2CFGR register.

3.34.1 Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (Edge- or Center-aligned modes)
- One-pulse mode output

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0-100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

TIM1 and TIM8 support independent DMA request generation.

3.34.2 General-purpose timers (TIMx)

There are ten synchronizable general-purpose timers embedded in the STM32H733xG devices (see *Table 4: Timer feature comparison* for differences).

TIM2, TIM3, TIM4, TIM5, TIM23, TIM24

The devices include 4 full-featured general-purpose timers: TIM2, TIM3, TIM4, TIM5, TIM23 and TIM24. TIM5, TIM5, TIM23 and TIM24 are based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler while TIM3 and TIM4 are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. All timers feature 4 independent channels for input capture/output compare, PWM or One-pulse mode output. This gives up to 24 input capture/output compare/PWMs on the largest packages.

TIM2, TIM3, TIM4, TIM5, TIM23 and TIM24 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs. TIM2, TIM3, TIM4, TIM5, TIM23, and TIM24 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

TIM12, TIM13, TIM14, TIM15, TIM16, TIM17

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM13, TIM14, TIM16 and TIM17 feature one independent channel, whereas TIM12 and TIM15 have two independent channels for input capture/output compare, PWM or One-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5, TIM23, and TIM24 full-featured general-purpose timers or used as simple time bases.

4

DS13314 Rev 2 43/228

3.34.3 Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.

TIM6 and TIM7 support independent DMA request generation.

3.34.4 Low-power timers (LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5)

The low-power timers have an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / One-shot mode
- Selectable software / hardware input trigger
- Selectable clock source:
- Internal clock source: LSE, LSI, HSI or APB clock
- External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode

3.34.5 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

A window option allows the device to be reset when a reload operation is made too early after the previous reload.

3.34.6 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in Debug mode.

3.34.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source.

3.35 Real-time clock (RTC), backup SRAM and backup registers

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter.
- Timestamp feature which can be used to save the calendar content. This function can
 be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to
 V_{RAT} mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC and the 32 backup registers are supplied through a switch that takes power either from the V_{DD} supply when present or from the V_{BAT} pin.

The backup registers are 32-bit registers used to store 128 bytes of user application data when VDD power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby mode.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator (LSE)
- The internal low-power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32.

The RTC is functional in V_{BAT} mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in V_{BAT} mode, but is functional in all low-power modes.

All RTC events (Alarm, Wakeup Timer, Timestamp or Tamper) can generate an interrupt and wakeup the device from the low-power modes.

5

DS13314 Rev 2 45/228

3.36 Inter-integrated circuit interface (I2C)

STM32H733xG devices embed five I²C interfaces.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and Master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (Packet Error Checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power System Management Protocol (PMBusTM) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming.
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

3.37 Universal synchronous/asynchronous receiver transmitter (USART)

STM32H733xG devices have five embedded universal synchronous receiver transmitters (USART1, USART2, USART3, USART6, and USART10) and five universal asynchronous receiver transmitters (UART4, UART5, UART7, UART8, and UART9). Refer to *Table 5: USART features* for a summary of USARTx and UARTx features.

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire Half-duplex communication mode and have LIN Master/Slave capability. They provide hardware management of the CTS and RTS signals, and RS485 Driver Enable. They are able to communicate at speeds of up to 12.5 Mbit/s.

USART1, USART2, USART3, USART6, and USART10 also provide Smartcard mode (ISO 7816 compliant) and SPI-like communication capability.

The USARTs embed a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.



All USART have a clock domain independent from the CPU clock, allowing the USARTx to wake up the MCU from Stop mode. The wakeup from Stop mode is programmable and can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Specific TXFIFO/RXFIFO status when FIFO mode is enabled.

All USART interfaces can be served by the DMA controller.

Table 5. USART features

| USART modes/features ⁽¹⁾ | USART1/2/3/6/10 | UART4/5/7/8/9 |
|--|-----------------|---------------|
| Hardware flow control for modem | X | X |
| Continuous communication using DMA | X | Х |
| Multiprocessor communication | X | Х |
| Synchronous mode (Master/Slave) | X | - |
| Smartcard mode | X | - |
| Single-wire Half-duplex communication | X | Х |
| IrDA SIR ENDEC block | X | Х |
| LIN mode | X | Х |
| Dual clock domain and wakeup from low power mode | Х | Х |
| Receiver timeout interrupt | Х | Х |
| Modbus communication | X | Х |
| Auto baud rate detection | X | Х |
| Driver Enable | Х | Х |
| USART data length | 7, 8 and | d 9 bits |
| Tx/Rx FIFO | X | Х |
| Tx/Rx FIFO size | 10 | 6 |

^{1.} X = supported.

3.38 Low-power universal asynchronous receiver transmitter (LPUART)

The device embeds one Low-Power UART (LPUART1). The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUARTs embed a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.

57

DS13314 Rev 2 47/228

The LPUART has a clock domain independent from the CPU clock, and can wakeup the system from Stop mode. The wakeup from Stop mode are programmable and can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Specific TXFIFO/RXFIFO status when FIFO mode is enabled.

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.

3.39 Serial peripheral interface (SPI)/inter- integrated sound interfaces (I2S)

The devices feature up to six SPIs (SPI2S1, SPI2S2, SPI2S3, SPI4, SPI5 and SPI2S6) that allow communicating up to 150 Mbits/s in Master and Slave modes, in Half-duplex, Full-duplex and Simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable from 4 to 16 bits. All SPI interfaces support NSS pulse mode, TI mode, Hardware CRC calculation and 8x 8-bit embedded Rx and Tx FIFOs with DMA capability.

Four standard I^2S interfaces (multiplexed with SPI1, SPI2, SPI3 and SPI6) are available. They can be operated in Master or Slave mode, in Simplex communication modes, and can be configured to operate as a 16-/32-bit resolution input or output channel (except SPI2S6 which is limited to 16 bits). Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I^2S interfaces is/are configured in Master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency. All I^2S interfaces support 16x 8-bit embedded Rx and Tx FIFOs with DMA capability.

3.40 Serial audio interfaces (SAI)

The devices embed 2 SAIs (SAI1, and SAI4) that allow designing many stereo or mono audio protocols such as I2S, LSB or MSB-justified, PCM/DSP, TDM or AC'97. An SPDIF output is available when the audio block is configured as a transmitter. To bring this level of flexibility and reconfigurability, the SAI contains two independent audio sub-blocks. Each block has it own clock generator and I/O line controller.

Audio sampling frequencies up to 192 kHz are supported.

In addition, up to 8 microphones can be supported thanks to an embedded PDM interface. The SAI can work in master or slave configuration. The audio sub-blocks can be either receiver or transmitter and can work synchronously or asynchronously (with respect to the other one). The SAI can be connected with other SAIs to work synchronously.

3.41 SPDIFRX Receiver Interface (SPDIFRX)

The SPDIFRX peripheral is designed to receive an S/PDIF flow compliant with IEC-60958 and IEC-61937. These standards support simple stereo streams up to high sample rate, and compressed multi-channel surround sound, such as those defined by Dolby or DTS (up to 5.1).

The main SPDIFRX features are the following:

- Up to 4 inputs available
- Automatic symbol rate detection
- Maximum symbol rate: 12.288 MHz
- Stereo stream from 32 to 192 kHz supported
- Supports Audio IEC-60958 and IEC-61937, consumer applications
- Parity bit management
- Communication using DMA for audio samples
- Communication using DMA for control and user channel information
- Interrupt capabilities

The SPDIFRX receiver provides all the necessary features to detect the symbol rate, and decode the incoming data stream. The user can select the wanted SPDIF input, and when a valid signal will be available, the SPDIFRX will re-sample the incoming signal, decode the Manchester stream, recognize frames, sub-frames and blocks elements. It delivers to the CPU decoded data, and associated status flags.

The SPDIFRX also offers a signal named spdif_frame_sync, which toggles at the S/PDIF sub-frame rate that will be used to compute the exact sample rate for clock drift algorithms.

3.42 Single wire protocol master interface (SWPMI)

The Single wire protocol master interface (SWPMI) is the master interface corresponding to the Contactless Frontend (CLF) defined in the ETSI TS 102 613 technical specification. The main features are:

- Full-duplex communication mode
- automatic SWP bus state management (active, suspend, resume)
- configurable bitrate up to 2 Mbit/s
- automatic SOF, EOF and CRC handling

SWPMI can be served by the DMA controller.

DS13314 Rev 2 49/228

3.43 Management data input/output (MDIO) slaves

The devices embed an MDIO slave interface it includes the following features:

- 32 MDIO Registers addresses, each of which is managed using separate input and output data registers:
 - 32 x 16-bit firmware read/write, MDIO read-only output data registers
 - 32 x 16-bit firmware read-only, MDIO write-only input data registers
- Configurable slave (port) address
- Independently maskable interrupts/events:
 - MDIO Register write
 - MDIO Register read
 - MDIO protocol error
- Able to operate in and wake up from Stop mode

3.44 SD/SDIO/MMC card host interfaces (SDMMC)

Two SDMMC host interfaces are available. They support *MultiMediaCard System*Specification Version 4.51 in three different databus modes: 1 bit (default), 4 bits and 8 bits.

Both interfaces support the *SD memory card specifications version 4.1.* and the *SDIO card specification version 4.0.* in two different databus modes: 1 bit (default) and 4 bits.

Each SDMMC host interface supports only one SD/SDIO/MMC card at any one time and a stack of MMC Version 4.51 or previous.

The SDMMC host interface embeds a dedicated DMA controller allowing high-speed transfers between the interface and the SRAM.

3.45 Controller area network (FDCAN1, FDCAN2, FDCAN3)

The controller area network (CAN) subsystem consists of two CAN modules, a shared message RAM memory and a clock calibration unit.

All CAN modules (FDCAN1, FDCAN2, and FDCAN3) are compliant with ISO 11898-1 (CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification version 1.0.

FDCAN1 supports time triggered CAN (TT-FDCAN) specified in ISO 11898-4, including event synchronized time-triggered communication, global system time, and clock drift compensation. The FDCAN1 contains additional registers, specific to the time triggered feature. The CAN FD option can be used together with event-triggered and time-triggered CAN communication.

A 10-Kbyte message RAM memory implements filters, receive FIFOs, receive buffers, transmit event FIFOs, transmit buffers (and triggers for TT-FDCAN). This message RAM is shared between the three modules - FDCAN1 FDCAN2 and FDCAN3.

The common clock calibration unit is optional. It can be used to generate a calibrated clock for FDCAN1, FDCAN2 and FDCAN3 from the HSI internal RC oscillator and the PLL, by evaluating CAN messages received by the FDCAN1.

3.46 Universal serial bus on-the-go high-speed (OTG_HS)

The devices embed an USB OTG high-speed (up to 480 Mbit/s) device/host/OTG peripheral that supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation (12 Mbit/s) and a UTMI low-pin interface (ULPI) for high-speed operation (480 Mbit/s). When using the USB OTG_HS interface in HS mode, an external PHY device connected to the ULPI is required.

The USB OTG_HS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It features software-configurable endpoint setting and supports suspend/resume. The USB OTG_HS controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The main features are:

- Combined Rx and Tx FIFO size of 4 Kbytes with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 8 bidirectional endpoints
- 16 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- Battery Charging Specification Revision 1.2 support
- Internal FS OTG PHY support
- External HS or HS OTG operation supporting ULPI in SDR mode The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

3.47 Ethernet MAC interface with dedicated DMA controller (ETH)

The devices provide an IEEE-802.3-2002-compliant media access controller (MAC) for ethernet LAN communications through an industry-standard medium-independent interface (MII) or a reduced medium-independent interface (RMII). The microcontroller requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). The PHY is connected to the device MII port using 17 signals for MII or 9 signals for RMII, and can be clocked using the 25 MHz (MII) from the microcontroller.

DS13314 Rev 2 51/228

The devices include the following features:

- Supports 10 and 100 Mbit/s rates
- Dedicated DMA controller allowing high-speed transfers between the dedicated SRAM and the descriptors
- Tagged MAC frame support (VLAN support)
- Half-duplex (CSMA/CD) and full-duplex operation
- MAC control sublayer (control frames) support
- 32-bit CRC generation and removal
- Several address filtering modes for physical and multicast address (multicast and group addresses)
- 32-bit status code for each transmitted or received frame
- Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 2 Kbytes.
- Supports hardware PTP (precision time protocol) in accordance with IEEE 1588 2008 (PTP V2) with the time stamp comparator connected to the TIM2 input
- Triggers interrupt when system time becomes greater than target time

3.48 **High-definition multimedia interface (HDMI)** - consumer electronics control (CEC)

The devices embed a HDMI-CEC controller that provides hardware support for the Consumer Electronics Control (CEC) protocol (Supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory overhead. It has a clock domain independent from the CPU clock, allowing the HDMI-CEC controller to wakeup the MCU from Stop mode on data reception.

3.49 **Debug infrastructure**

The devices offer a comprehensive set of debug and trace features to support software development and system integration.

- Breakpoint debugging
- Code execution tracing
- Software instrumentation
- JTAG debug port
- Serial-wire debug port
- Trigger input and output
- Serial-wire trace port
- Trace port
- Arm[®] CoreSight[™] debug and trace components

The debug can be controlled via a JTAG/Serial-wire debug access port, using industry standard debugging tools. The trace port performs data capture for logging and analysis.

STM32H733xG Memory mapping

4 Memory mapping

Refer to the product line reference manual for details on the memory mapping as well as the boundary addresses for all peripherals.

5 Pinouts, pin descriptions and alternate functions

Figure 4. TFBGA100 pinout

| | | | 9 | ui C 7. | | 1.00 F | , . | | | |
|---|--------------------|-------|-------|---------|-------|----------|------------|------|------|------|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| A | PC14- OSC32_IN | PC13 | PE2 | PB9 | PB7 | PB4 | PB3 | PA15 | PA14 | PA13 |
| В | PC15- OSC32_OUT | VBAT | PE3 | PB8 | PB6 | PD5 | PD2 | PC11 | PC10 | PA12 |
| С | PH0-OSC_IN | vss | PE4 | PE1 | PB5 | PD6 | PD3 | PC12 | PA9 | PA11 |
| D | PH1- OSC_OUT | VDD | PE5 | PE0 | воото | PD7 | PD4 | PD0 | PA8 | PA10 |
| E | NRST | PC2_C | PE6 | vss | vss | vss | VCAP | PD1 | PC9 | PC7 |
| F | PC0 | PC1 | PC3_C | VDD | VDD | VDD33USB | PDR_ON | VCAP | PC8 | PC6 |
| G | VSSA | PA0 | PA4 | PC4 | PB2 | PE10 | PE14 | PD15 | PD11 | PB15 |
| н | VDDA | PA1 | PA5 | PC5 | PE7 | PE11 | PE15 | PD14 | PD10 | PB14 |
| J | vss | PA2 | PA6 | PB0 | PE8 | PE12 | PB10 | PB13 | PD9 | PD13 |
| к | VDD | PA3 | PA7 | PB1 | PE9 | PE13 | PB11 | PB12 | PD8 | PD12 |
| | | | | | | | | | | |

1. The above figure shows the package top view.





Figure 5. LQFP100 pinout

1. The above figure shows the package top view.



DS13314 Rev 2

Figure 6. LQFP144 pinout



1. The above figure shows the package top view.

Figure 7. UFBGA144 ballout

| | | | | | . 9 | | | | | | | | |
|---|--------------------|------|-----|-----|--------|------|------|------|------|------|----------|------|--------|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | |
| A | PC13 | PE3 | PE2 | PE1 | PE0 | PB4 | PB3 | PD6 | PD7 | PA15 | PA14 | PA13 | |
| В | PC14- OSC32_IN | PE4 | PE5 | PE6 | PB9 | PB5 | PG15 | PG12 | PD5 | PC11 | PC10 | PA12 | |
| С | PC15- OSC32_OUT | VBAT | PF0 | PF1 | PB8 | PB6 | PG14 | PG11 | PD4 | PC12 | VDD33USB | PA11 | |
| D | PH0-OSC_IN | vss | VDD | PF2 | воото | PB7 | PG13 | PG10 | PD3 | PD1 | PA10 | PA9 | |
| E | PH1- OSC_OUT | PF3 | PF4 | PF5 | PDR_ON | vss | vss | PG9 | PD2 | PD0 | PC9 | PA8 | 1 |
| F | NRST | PF7 | PF6 | VDD | VDD | VDD | VDD | VDD | VDD | VDD | PC8 | PC7 | |
| G | PF10 | PF9 | PF8 | vss | VDD | VDD | VDD | vss | VCAP | vss | PG8 | PC6 | |
| н | PC0 | PC1 | PC2 | PC3 | vss | vss | VCAP | PE11 | PD11 | PG7 | PG6 | PG5 | |
| J | VSSA | PA0 | PA4 | PC4 | PB2 | PG1 | PE10 | PE12 | PD10 | PG4 | PG3 | PG2 | 1 |
| к | VREF- | PA1 | PA5 | PC5 | PF13 | PG0 | PE9 | PE13 | PD9 | PD13 | PD14 | PD15 | |
| L | VREF+ | PA2 | PA6 | PB0 | PF12 | PF15 | PE8 | PE14 | PD8 | PD12 | PB14 | PB15 | |
| м | VDDA | PA3 | PA7 | PB1 | PF11 | PF14 | PE7 | PE15 | PB10 | PB11 | PB12 | PB13 | |
| | | | • | | | | | | - | | • | MS | v52523 |

^{1.} The above figure shows the package top view.

Table 6. Legend/abbreviations used in the pinout table

| Name | Abbreviation | Definition | | | | | |
|---------------|----------------------------------|---|--|--|--|--|--|
| Pin name | | ecified in brackets below the pin name, the pin function during same as the actual pin name | | | | | |
| | S | Supply pin | | | | | |
| Pin typo | I | Input only pin | | | | | |
| Pin type | I/O | Input / output pin | | | | | |
| | ANA | Analog-only Input | | | | | |
| | FT | 5 V tolerant I/O | | | | | |
| | TT | 3.3 V tolerant I/O | | | | | |
| | В | Dedicated BOOT0 pin | | | | | |
| | RST | Bidirectional reset pin with embedded weak pull-up resistor | | | | | |
| I/O structure | | Option for TT and FT I/Os | | | | | |
| | _f | I2C FM+ option | | | | | |
| | _a | analog option (supplied by V _{DDA}) | | | | | |
| | _u | USB option (supplied by V _{DD33USB}) | | | | | |
| | _h | High-speed low-voltage I/O | | | | | |
| Notes | Unless otherwise speafter reset. | Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset. | | | | | |

47/

Table 6. Legend/abbreviations used in the pinout table (continued)

| Nan | ne | Abbreviation | Definition |
|---------------|----------------------|------------------------|--|
| Din functions | Alternate functions | Functions selected th | rough GPIOx_AFR registers |
| Pin functions | Additional functions | Functions directly sel | ected/enabled through peripheral registers |

Table 7. STM32H733 pin and ball descriptions

| | Pin nu | ımber | | | | | | · | |
|----------|---------|---------|----------|------------------------------------|----------|---------------|-------|---|--------------------------------|
| TFBGA100 | LQFP100 | LQFP144 | UFBGA144 | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| А3 | 1 | 1 | А3 | PE2 | I/O | FT_h | - | TRACECLK, SAI1_CK1, USART10_RX, SPI4_SCK, SAI1_MCLK_A, SAI4_MCLK_A, OCTOSPIM_P1_IO2, SAI4_CK1, ETH_MII_TXD3, FMC_A23, EVENTOUT | - |
| ВЗ | 2 | 2 | A2 | PE3 | I/O | FT_h | - | TRACEDO, TIM15_BKIN, SAI1_SD_B, SAI4_SD_B, USART10_TX, FMC_A19, EVENTOUT | - |
| СЗ | 3 | 3 | B2 | PE4 | I/O | FT_h | - | TRACED1, SAI1_D2, DFSDM1_DATIN3, TIM15_CH1N, SPI4_NSS, SAI1_FS_A, SAI4_FS_A, SAI4_D2, FMC_A20, DCMI_D4/PSSI_D4, LCD_B0, EVENTOUT | - |
| D3 | 4 | 4 | В3 | PE5 | I/O | FT_h | - | TRACED2, SAI1_CK2, DFSDM1_CKIN3, TIM15_CH1, SPI4_MISO, SAI1_SCK_A, SAI4_SCK_A, SAI4_CK2, FMC_A21, DCMI_D6/PSSI_D6, LCD_G0, EVENTOUT | - |
| E3 | 5 | 5 | B4 | PE6 | I/O | FT_h | ı | TRACED3, TIM1_BKIN2, SAI1_D1, TIM15_CH2, SPI4_MOSI, SAI1_SD_A, SAI4_SD_A, SAI4_D1, SAI4_MCLK_B, TIM1_BKIN2_COMP12, FMC_A22, DCMI_D7/PSSI_D7, LCD_G1, EVENTOUT | - |
| B2 | 6 | 6 | C2 | VBAT | S | - | - | - | - |
| A2 | 7 | 7 | A1 | PC13 | I/O | FT | - | EVENTOUT | RTC_TAMP1/ RTC_TS, WKUP4 |
| A1 | 8 | 8 | B1 | PC14-OSC32_IN | I/O | FT | - | EVENTOUT | OSC32_IN |
| B1 | 9 | 9 | C1 | PC15-OSC32_OUT | I/O | FT | - | EVENTOUT | OSC32_OUT |

Table 7. STM32H733 pin and ball descriptions (continued)

| | Pin nu | umber | | | | | | | |
|----------|---------|---------|----------|------------------------------------|----------|---------------|-------|--|-------------------------|
| TFBGA100 | LQFP100 | LQFP144 | UFBGA144 | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| - | - | 10 | C3 | PF0 | I/O | FT_fh | - | I2C2_SDA(boot), I2C5_SDA, OCTOSPIM_P2_IO0, FMC_A0, TIM23_CH1, EVENTOUT | - |
| - | 1 | 11 | C4 | PF1 | I/O | FT_fh | - | I2C2_SCL(boot), I2C5_SCL, OCTOSPIM_P2_IO1, FMC_A1, TIM23_CH2, EVENTOUT | - |
| - | 1 | 12 | D4 | PF2 | I/O | FT_h | - | I2C2_SMBA, I2C5_SMBA, OCTOSPIM_P2_IO2, FMC_A2, TIM23_CH3, EVENTOUT | - |
| - | - | 13 | E2 | PF3 | I/O | FT_ha | - | OCTOSPIM_P2_IO3, FMC_A3, TIM23_CH4, EVENTOUT | ADC3_INP5 |
| - | 1 | 14 | E3 | PF4 | I/O | FT_ha | - | OCTOSPIM_P2_CLK, FMC_A4, EVENTOUT | ADC3_INN5, ADC3_INP9 |
| - | - | 15 | E4 | PF5 | I/O | FT_ha | - | OCTOSPIM_P2_NCLK, FMC_A5, EVENTOUT | ADC3_INP4 |
| - | 10 | 16 | - | VSS | S | - | - | - | - |
| - | 11 | 17 | - | VDD | S | - | - | - | - |
| - | 1 | 18 | F3 | PF6 | I/O | FT_ha | - | TIM16_CH1, FDCAN3_RX, SPI5_NSS, SAI1_SD_B, UART7_RX, SAI4_SD_B, OCTOSPIM_P1_IO3, TIM23_CH1, EVENTOUT | ADC3_INN4, ADC3_INP8 |
| - | 1 | 19 | F2 | PF7 | I/O | FT_ha | - | TIM17_CH1, FDCAN3_TX, SPI5_SCK, SAI1_MCLK_B, UART7_TX, SAI4_MCLK_B, OCTOSPIM_P1_IO2, TIM23_CH2, EVENTOUT | ADC3_INP3 |
| - | - | 20 | G3 | PF8 | I/O | FT_ha | - | TIM16_CH1N, SPI5_MISO, SAI1_SCK_B, UART7_RTS/UART7_DE, SAI4_SCK_B, TIM13_CH1, OCTOSPIM_P1_IO0, TIM23_CH3, EVENTOUT | ADC3_INN3, ADC3_INP7 |
| - | - | 21 | G2 | PF9 | I/O | FT_ha | - | TIM17_CH1N, SPI5_MOSI, SAI1_FS_B, UART7_CTS, SAI4_FS_B, TIM14_CH1, OCTOSPIM_P1_IO1, TIM23_CH4, EVENTOUT | ADC3_INP2 |
| - | - | 22 | G1 | PF10 | I/O | FT_ha | - | TIM16_BKIN, SAI1_D3, PSSI_D15, OCTOSPIM_P1_CLK, SAI4_D3, DCMI_D11/PSSI_D11, LCD_DE, EVENTOUT | ADC3_INN2, ADC3_INP6 |
| C1 | 12 | 23 | D1 | PH0-OSC_IN | I/O | FT | - | EVENTOUT | OSC_IN |



Table 7. STM32H733 pin and ball descriptions (continued)

| | Pin nu | umber | | | | | | descriptions (continued) | |
|----------|---------|---------|----------|------------------------------------|----------|---------------|-------|--|---|
| TFBGA100 | LQFP100 | LQFP144 | UFBGA144 | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| D1 | 13 | 24 | E1 | PH1-OSC_OUT | I/O | FT | - | EVENTOUT | OSC_OUT |
| E1 | 14 | 25 | F1 | NRST | I/O | RST | - | - | - |
| F1 | 15 | 26 | H1 | PC0 | I/O | FT_ha | 1 | FMC_D12/FMC_AD12, DFSDM1_CKIN0, DFSDM1_DATIN4, SAI4_FS_B, FMC_A25, OTG_HS_ULPI_STP, LCD_G2, FMC_SDNWE, LCD_R5, EVENTOUT | ADC123_INP10 |
| F2 | 16 | 27 | H2 | PC1 | I/O | FT_ha | 1 | TRACEDO, SAI4_D1, SAI1_D1, DFSDM1_DATINO, DFSDM1_CKIN4, SPI2_MOSI/I2S2_SDO, SAI1_SD_A, SAI4_SD_A, SDMMC2_CK, OCTOSPIM_P1_IO4, ETH_MDC, MDIOS_MDC, LCD_G5, EVENTOUT | ADC123_INN10, ADC123_INP11, RTC_TAMP3, WKUP6 |
| - | 1 | - | НЗ | PC2 | I/O | FT_a | 1 | PWR_DEEPSLEEP, DFSDM1_CKIN1, OCTOSPIM_P1_IO5, SPI2_MISO/I2S2_SDI, DFSDM1_CKOUT, OCTOSPIM_P1_IO2, OTG_HS_ULPI_DIR, ETH_MII_TXD2, FMC_SDNE0, EVENTOUT | ADC123_INN11, ADC123_INP12 |
| E2 | 17 | 28 | 1 | PC2_C | AN A | TT_a | 1 | - | ADC3_INN1, ADC3_INP0 |
| - | - | - | H4 | PC3 | I/O | FT_a | 1 | PWR_SLEEP, DFSDM1_DATIN1, OCTOSPIM_P1_IO6, SPI2_MOSI/I2S2_SDO, OCTOSPIM_P1_IO0, OTG_HS_ULPI_NXT, ETH_MII_TX_CLK, FMC_SDCKE0, EVENTOUT | ADC12_INN12, ADC12_INP13 |
| F3 | 18 | 29 | - | PC3_C | AN A | TT_a | - | - | ADC3_INP1 |
| - | 1 | 30 | - | VDD | S | 1 | - | - | - |
| G1 | 19 | 31 | J1 | VSSA | S | - | - | - | - |
| - | - | - | K1 | VREF- | S | - | - | - | - |
| - | 20 | 32 | L1 | VREF+ | S | 1 | - | - | - |
| H1 | 21 | 33 | M1 | VDDA | S | - | - | - | - |

Table 7. STM32H733 pin and ball descriptions (continued)

| | Pin nı | umber | | 14510 71 0111102111 | | l and | | descriptions (continued) | |
|----------|---------|---------|----------|------------------------------------|----------|---------------|-------|---|---|
| TFBGA100 | LQFP100 | LQFP144 | UFBGA144 | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| G2 | 22 | 34 | J2 | PA0 | I/O | FT_ha | 1 | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, TIM15_BKIN, SPI6_NSS/I2S6_WS, USART2_CTS/USART2_NSS, UART4_TX, SDMMC2_CMD, SAI4_SD_B, ETH_MII_CRS, FMC_A19, EVENTOUT | ADC1_INP16, WKUP1 |
| H2 | 23 | 35 | K2 | PA1 | I/O | FT_ha | 1 | TIM2_CH2, TIM5_CH2, LPTIM3_OUT, | ADC1_INN16, ADC1_INP17 |
| J2 | 24 | 36 | L2 | PA2 | I/O | FT_ha | 1 | TIM2_CH3, TIM5_CH3, LPTIM4_OUT, TIM15_CH1, OCTOSPIM_P1_IO0, USART2_TX(boot), SAI4_SCK_B, ETH_MDIO, MDIOS_MDIO, LCD_R1, EVENTOUT | ADC12_INP14, WKUP2 |
| K2 | 25 | 37 | M2 | PA3 | I/O | FT_ha | 1 | TIM2_CH4, TIM5_CH4, LPTIM5_OUT, TIM15_CH2, I2S6_MCK, OCTOSPIM_P1_IO2, USART2_RX(boot), LCD_B2, OTG_HS_ULPI_D0, ETH_MII_COL, OCTOSPIM_P1_CLK, LCD_B5, EVENTOUT | ADC12_INP15 |
| - | 26 | 38 | - | VSS | S | - | - | - | - |
| - | 27 | 39 | - | VDD | S | - | - | - | - |
| G3 | 28 | 40 | J3 | PA4 | I/O | TT_ha | - | D1PWREN, TIM5_ETR, SPI1_NSS(boot)/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, SPI6_NSS/I2S6_WS, FMC_D8/FMC_AD8, DCMI_HSYNC/PSSI_DE, LCD_VSYNC, EVENTOUT | ADC12_INP18, DAC1_OUT1 |
| НЗ | 29 | 41 | K3 | PA5 | I/O | TT_ha | - | D2PWREN, TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK(boot)/I2S1_CK, SPI6_SCK/I2S6_CK, OTG_HS_ULPI_CK, FMC_D9/FMC_AD9, PSSI_D14, LCD_R4, EVENTOUT | ADC12_INN18, ADC12_INP19, DAC1_OUT2 |



Table 7. STM32H733 pin and ball descriptions (continued)

| | | | | Table 7. 011032117 | 33 F | in and | Dan | descriptions (continued) | |
|----------|------------|---------|----------|------------------------------------|----------|---------------|-------|---|---|
| TFBGA100 | LQFP100 ud | LQFP144 | UFBGA144 | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| J3 | 30 | 42 | L3 | PA6 | I/O | FT_ha | - | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO(boot)/I2S1_SDI, OCTOSPIM_P1_IO3, SPI6_MISO/I2S6_SDI, TIM13_CH1, TIM8_BKIN_COMP12, MDIOS_MDC, TIM1_BKIN_COMP12, DCMI_PIXCLK/PSSI_PDCK, LCD_G2, EVENTOUT | ADC12_INP3 |
| К3 | 31 | 43 | M3 | PA7 | I/O | TT_ha | - | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI(boot)/I2S1_SDO, SPI6_MOSI/I2S6_SDO, TIM14_CH1, OCTOSPIM_P1_IO2, ETH_MII_RX_DV/ETH_RMII_CRS_DV, FMC_SDNWE, LCD_VSYNC, EVENTOUT | ADC12_INN3, ADC12_INP7, OPAMP1_VINM |
| G4 | 32 | 44 | J4 | PC4 | I/O | TT_ha | 1 | PWR_DEEPSLEEP, FMC_A22, DFSDM1_CKIN2, I2S1_MCK, SPDIFRX1_IN3, SDMMC2_CKIN, ETH_MII_RXD0/ETH_RMII_RXD0, FMC_SDNE0, LCD_R7, EVENTOUT | ADC12_INP4, OPAMP1_VOUT, COMP1_INM |
| H4 | 33 | 45 | K4 | PC5 | I/O | TT_ha | - | PWR_SLEEP, SAI4_D3, SAI1_D3, DFSDM1_DATIN2, PSSI_D15, SPDIFRX1_IN4, OCTOSPIM_P1_DQS, ETH_MII_RXD1/ETH_RMII_RXD1, FMC_SDCKE0, COMP1_OUT, LCD_DE, EVENTOUT | ADC12_INN4, ADC12_INP8, OPAMP1_VINM |
| J4 | 34 | 46 | L4 | PB0 | I/O | TT_ha | 1 | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, OCTOSPIM_P1_IO1, DFSDM1_CKOUT, UART4_CTS, LCD_R3, OTG_HS_ULPI_D1, ETH_MII_RXD2, LCD_G1, EVENTOUT | ADC12_INN5, ADC12_INP9, OPAMP1_VINP, COMP1_INP |
| K4 | 35 | 47 | M4 | PB1 | I/O | FT_ha | 1 | TIM1_CH3N, TIM3_CH4, TIM8_CH3N, OCTOSPIM_P1_IO0, DFSDM1_DATIN1, LCD_R6, OTG_HS_ULPI_D2, ETH_MII_RXD3, LCD_G0, EVENTOUT | ADC12_INP5, COMP1_INM |
| G5 | 36 | 48 | J5 | PB2 | I/O | FT_ha | - | RTC_OUT, SAI4_D1, SAI1_D1, DFSDM1_CKIN1, SAI1_SD_A, SPI3_MOSI/I2S3_SDO, SAI4_SD_A, OCTOSPIM_P1_CLK, OCTOSPIM_P1_DQS, ETH_TX_ER, TIM23_ETR, EVENTOUT | COMP1_INP |

Table 7. STM32H733 pin and ball descriptions (continued)

| | Pin number | | | | | | | descriptions (continued) | |
|----------|------------|---------|----------|------------------------------------|----------|---------------|-------|--|---------------------------|
| TFBGA100 | LQFP100 | LQFP144 | UFBGA144 | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| - | ı | 49 | M5 | PF11 | I/O | FT_ha | - 1 | SPI5_MOSI, OCTOSPIM_P1_NCLK, SAI4_SD_B, FMC_NRAS, DCMI_D12/PSSI_D12, TIM24_CH1, EVENTOUT | ADC1_INP2 |
| - | 1 | 50 | L5 | PF12 | I/O | FT_ha | - | OCTOSPIM_P2_DQS, FMC_A6, TIM24_CH2, EVENTOUT | ADC1_INN2, ADC1_INP6 |
| - | 1 | 51 | 1 | VSS | S | - | - | - | - |
| - | ı | 52 | 1 | VDD | S | - | ı | - | - |
| - | 1 | 53 | K5 | PF13 | I/O | FT_ha | 1 | DFSDM1_DATIN6, I2C4_SMBA, FMC_A7, TIM24_CH3, EVENTOUT | ADC2_INP2 |
| - | 1 | 54 | M6 | PF14 | I/O | FT_fha | - | DFSDM1_CKIN6, I2C4_SCL, FMC_A8, TIM24_CH4, EVENTOUT | ADC2_INN2, ADC2_INP6 |
| - | 1 | 55 | L6 | PF15 | I/O | FT_fh | - | I2C4_SDA, FMC_A9, EVENTOUT | - |
| - | 1 | 56 | K6 | PG0 | I/O | FT_h | - | OCTOSPIM_P2_IO4, UART9_RX, FMC_A10, EVENTOUT | - |
| - | - | 57 | J6 | PG1 | I/O | TT_h | - | OCTOSPIM_P2_IO5, UART9_TX, FMC_A11, EVENTOUT | OPAMP2_VINM |
| H5 | 37 | 58 | M7 | PE7 | I/O | TT_ha | - | TIM1_ETR, DFSDM1_DATIN2, UART7_RX, OCTOSPIM_P1_IO4, FMC_D4/FMC_AD4, EVENTOUT | OPAMP2_VOUT, COMP2_INM |
| J5 | 38 | 59 | L7 | PE8 | I/O | TT_ha | - | TIM1_CH1N, DFSDM1_CKIN2, UART7_TX, OCTOSPIM_P1_IO5, FMC_D5/FMC_AD5, COMP2_OUT, EVENTOUT | OPAMP2_VINM |
| K5 | 39 | 60 | K7 | PE9 | I/O | TT_ha | - | TIM1_CH1, DFSDM1_CKOUT, UART7_RTS/UART7_DE, OCTOSPIM_P1_IO6, FMC_D6/FMC_AD6, EVENTOUT | OPAMP2_VINP, COMP2_INP |
| - | - | 61 | - | VSS | S | - | - | - | - |
| - | - | 62 | - | VDD | S | - | - | - | - |
| G6 | 40 | 63 | J7 | PE10 | I/O | FT_ha | - | TIM1_CH2N, DFSDM1_DATIN4, UART7_CTS, OCTOSPIM_P1_IO7, FMC_D7/FMC_AD7, EVENTOUT | COMP2_INM |
| Н6 | 41 | 64 | H8 | PE11 | I/O | FT_ha | - | TIM1_CH2, DFSDM1_CKIN4, SPI4_NSS(boot), SAI4_SD_B, OCTOSPIM_P1_NCS, FMC_D8/FMC_AD8, LCD_G3, EVENTOUT | COMP2_INP |



Table 7. STM32H733 pin and ball descriptions (continued)

| | Pin nu | ımber | | | | | | descriptions (continued) | |
|----------|---------|---------|----------|------------------------------------|----------|---------------|-------|--|-------------------------|
| TFBGA100 | LQFP100 | LQFP144 | UFBGA144 | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| J6 | 42 | 65 | J8 | PE12 | I/O | FT_h | - | TIM1_CH3N, DFSDM1_DATIN5, SPI4_SCK(boot), SAI4_SCK_B, FMC_D9/FMC_AD9, COMP1_OUT, LCD_B4, EVENTOUT | - |
| K6 | 43 | 66 | K8 | PE13 | I/O | FT_h | - | TIM1_CH3, DFSDM1_CKIN5, SPI4_MISO(boot), SAI4_FS_B, FMC_D10/FMC_AD10, COMP2_OUT, LCD_DE, EVENTOUT | - |
| G7 | 44 | 67 | L8 | PE14 | I/O | FT_h | - | TIM1_CH4, SPI4_MOSI(boot), SAI4_MCLK_B, FMC_D11/FMC_AD11, LCD_CLK, EVENTOUT | - |
| H7 | 45 | 68 | M8 | PE15 | I/O | FT_h | - | TIM1_BKIN, USART10_CK, FMC_D12/FMC_AD12, TIM1_BKIN_COMP12, LCD_R7, EVENTOUT | - |
| J7 | 46 | 69 | M9 | PB10 | I/O | FT_fh | - | TIM2_CH3, LPTIM2_IN1, I2C2_SCL, SPI2_SCK/I2S2_CK, DFSDM1_DATIN7, USART3_TX(boot), OCTOSPIM_P1_NCS, OTG_HS_ULPI_D3, ETH_MII_RX_ER, LCD_G4, EVENTOUT | - |
| K7 | 47 | 70 | M10 | PB11 | I/O | FT_f | - | TIM2_CH4, LPTIM2_ETR, I2C2_SDA, DFSDM1_CKIN7, USART3_RX(boot), OTG_HS_ULPI_D4, ETH_MII_TX_EN/ETH_RMII_TX_EN, LCD_G5, EVENTOUT | - |
| F8 | 48 | 71 | H7 | VCAP | S | - | - | - | - |
| - | 49 | - | - | VSS | S | - | - | - | - |
| - | 50 | 72 | - | VDD | S | - | - | - | - |
| K8 | 51 | 73 | M11 | PB12 | I/O | FT_h | - | TIM1_BKIN, OCTOSPIM_P1_NCLK, I2C2_SMBA, SPI2_NSS/I2S2_WS, DFSDM1_DATIN1, USART3_CK, FDCAN2_RX, OTG_HS_ULPI_D5, ETH_MII_TXD0/ETH_RMII_TXD0, OCTOSPIM_P1_IO0, TIM1_BKIN_COMP12, UART5_RX, EVENTOUT | - |

Table 7. STM32H733 pin and ball descriptions (continued)

| | Pin number | | , | | | | | | |
|----------|------------|---------|----------|------------------------------------|----------|---------------|-------|--|-------------------------|
| TFBGA100 | LQFP100 | LQFP144 | UFBGA144 | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| J8 | 52 | 74 | M12 | PB13 | I/O | FT_h | - | TIM1_CH1N, LPTIM2_OUT, OCTOSPIM_P1_IO2, SPI2_SCK/I2S2_CK, DFSDM1_CKIN1, USART3_CTS/USART3_NSS, FDCAN2_TX, OTG_HS_ULPI_D6, ETH_MII_TXD1/ETH_RMII_TXD1, SDMMC1_D0, DCMI_D2/PSSI_D2, UART5_TX, EVENTOUT | - |
| H10 | 53 | 75 | L11 | PB14 | I/O | FT_h | - | TIM1_CH2N, TIM12_CH1, TIM8_CH2N, USART1_TX, SPI2_MISO/I2S2_SDI, DFSDM1_DATIN2, USART3_RTS/USART3_DE, UART4_RTS/UART4_DE, SDMMC2_D0, FMC_D10/FMC_AD10, LCD_CLK, EVENTOUT | - |
| G10 | 54 | 76 | L12 | PB15 | I/O | FT_h | 1 | RTC_REFIN, TIM1_CH3N, TIM12_CH2, TIM8_CH3N, USART1_RX, SPI2_MOSI/I2S2_SDO, DFSDM1_CKIN2, UART4_CTS, SDMMC2_D1, FMC_D11/FMC_AD11, LCD_G7, EVENTOUT | - |
| K9 | 55 | 77 | L9 | PD8 | I/O | FT_h | 1 | DFSDM1_CKIN3, USART3_TX(boot), SPDIFRX1_IN2, FMC_D13/FMC_AD13, EVENTOUT | - |
| J9 | 56 | 78 | K9 | PD9 | I/O | FT_h | - | DFSDM1_DATIN3, USART3_RX(boot), FMC_D14/FMC_AD14, EVENTOUT | - |
| H9 | 57 | 79 | J9 | PD10 | I/O | FT_h | - | DFSDM1_CKOUT, USART3_CK, FMC_D15/FMC_AD15, LCD_B3, EVENTOUT | - |
| G9 | 58 | 80 | Н9 | PD11 | I/O | FT_h | - | LPTIM2_IN2, I2C4_SMBA, USART3_CTS/USART3_NSS, OCTOSPIM_P1_IO0, SAI4_SD_A, FMC_A16/FMC_CLE, EVENTOUT | - |
| K10 | 59 | 81 | L10 | PD12 | I/O | FT_fh | - | LPTIM1_IN1, TIM4_CH1, LPTIM2_IN1, | - |



Table 7. STM32H733 pin and ball descriptions (continued)

| | Pin nu | ımber | , | | | | | · | |
|----------|---------|---------|----------|------------------------------------|----------|---------------|-------|--|-------------------------|
| TFBGA100 | LQFP100 | LQFP144 | UFBGA144 | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| J10 | 60 | 82 | K10 | PD13 | I/O | FT_fh | 1 | LPTIM1_OUT, TIM4_CH2, I2C4_SDA, FDCAN3_TX, OCTOSPIM_P1_IO3, SAI4_SCK_A, UART9_RTS/UART9_DE, FMC_A18, DCMI_D13/PSSI_D13, EVENTOUT | - |
| - | - | 83 | - | VSS | S | - | - | - | - |
| - | - | 84 | - | VDD | S | - | - | - | - |
| Н8 | 61 | 85 | K11 | PD14 | I/O | FT_h | 1 | TIM4_CH3, UART8_CTS, UART9_RX, FMC_D0/FMC_AD0, EVENTOUT | - |
| G8 | 62 | 86 | K12 | PD15 | I/O | FT_h | 1 | TIM4_CH4, UART8_RTS/UART8_DE, UART9_TX, FMC_D1/FMC_AD1, EVENTOUT | - |
| - | - | 87 | J12 | PG2 | I/O | FT_h | - | TIM8_BKIN, TIM8_BKIN_COMP12, FMC_A12, TIM24_ETR, EVENTOUT | - |
| - | - | 88 | J11 | PG3 | I/O | FT_h | - | TIM8_BKIN2, TIM8_BKIN2_COMP12, FMC_A13, TIM23_ETR, EVENTOUT | - |
| - | - | 89 | J10 | PG4 | I/O | FT_h | - | TIM1_BKIN2, TIM1_BKIN2_COMP12, FMC_A14/FMC_BA0, EVENTOUT | - |
| - | - | 90 | H12 | PG5 | I/O | FT_h | - 1 | TIM1_ETR, FMC_A15/FMC_BA1, EVENTOUT | - |
| - | - | 91 | H11 | PG6 | I/O | FT_h | 1 | TIM17_BKIN, OCTOSPIM_P1_NCS, FMC_NE3, DCMI_D12/PSSI_D12, LCD_R7, EVENTOUT | - |
| - | 1 | 92 | H10 | PG7 | I/O | FT_h | 1 | SAI1_MCLK_A, USART6_CK, OCTOSPIM_P2_DQS, FMC_INT, DCMI_D13/PSSI_D13, LCD_CLK, EVENTOUT | - |
| - | - | 93 | G11 | PG8 | I/O | FT_h | 1 | TIM8_ETR, SPI6_NSS/I2S6_WS, USART6_RTS/USART6_DE, SPDIFRX1_IN3, ETH_PPS_OUT, FMC_SDCLK, LCD_G7, EVENTOUT | - |
| - | - | 94 | - | VSS | S | - | - | - | - |
| F6 | - | 95 | C11 | VDD33USB | S | - | ı | - | - |
| F10 | 63 | 96 | G12 | PC6 | I/O | FT_h | 1 | TIM3_CH1, TIM8_CH1, DFSDM1_CKIN3, I2S2_MCK, USART6_TX, SDMMC1_D0DIR, FMC_NWAIT, SDMMC2_D6, SDMMC1_D6, DCMI_D0/PSSI_D0, LCD_HSYNC, EVENTOUT | SWPMI_IO |

Table 7. STM32H733 pin and ball descriptions (continued)

| | Pin number | | | | Ė | | | descriptions (continued) | |
|----------|------------|---------|----------|------------------------------------|----------|---------------|-------|---|-------------------------|
| TFBGA100 | LQFP100 | LQFP144 | UFBGA144 | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| E10 | 64 | 97 | F12 | PC7 | I/O | FT_h | 1 | DBTRGIO, TIM3_CH2, TIM8_CH2, DFSDM1_DATIN3, I2S3_MCK, USART6_RX, SDMMC1_D123DIR, FMC_NE1, SDMMC2_D7, SWPMI_TX, SDMMC1_D7, DCMI_D1/PSSI_D1, LCD_G6, EVENTOUT | - |
| F9 | 65 | 98 | F11 | PC8 | I/O | FT_h | 1 | TRACED1, TIM3_CH3, TIM8_CH3, USART6_CK, UART5_RTS/UART5_DE, FMC_NE2/FMC_NCE, FMC_INT, SWPMI_RX, SDMMC1_D0, DCMI_D2/PSSI_D2, EVENTOUT | - |
| E9 | 66 | 99 | E11 | PC9 | I/O | FT_fh | - | MCO2, TIM3_CH4, TIM8_CH4, I2C3_SDA(boot), I2S_CKIN, I2C5_SDA, UART5_CTS, OCTOSPIM_P1_IO0, LCD_G3, SWPMI_SUSPEND, SDMMC1_D1, DCMI_D3/PSSI_D3, LCD_B2, EVENTOUT | - |
| D9 | 67 | 100 | E12 | PA8 | I/O | FT_fh | - | MCO1, TIM1_CH1, TIM8_BKIN2, I2C3_SCL(boot), I2C5_SCL, USART1_CK, OTG_HS_SOF, UART7_RX, TIM8_BKIN2_COMP12, LCD_B3, LCD_R6, EVENTOUT | - |
| C9 | 68 | 101 | D12 | PA9 | I/O | FT_u | - | TIM1_CH2, LPUART1_TX, I2C3_SMBA, SPI2_SCK/I2S2_CK, I2C5_SMBA, USART1_TX(boot), ETH_TX_ER, DCMI_D0/PSSI_D0, LCD_R5, EVENTOUT | OTG_HS_VBUS |
| D10 | 69 | 102 | D11 | PA10 | I/O | FT_u | - | TIM1_CH3, LPUART1_RX, USART1_RX(boot), OTG_HS_ID, MDIOS_MDIO, LCD_B4, DCMI_D1/PSSI_D1, LCD_B1, EVENTOUT | - |
| C10 | 70 | 103 | C12 | PA11 | I/O | FT_u | 1 | TIM1_CH4, LPUART1_CTS, SPI2_NSS/I2S2_WS, UART4_RX, USART1_CTS/USART1_NSS, FDCAN1_RX, LCD_R4, EVENTOUT | OTG_HS_DM (boot) |
| B10 | 71 | 104 | B12 | PA12 | I/O | FT_u | - | TIM1_ETR, LPUART1_RTS/LPUART1_DE, SPI2_SCK/I2S2_CK, UART4_TX, USART1_RTS/USART1_DE, SAI4_FS_B, FDCAN1_TX, TIM1_BKIN2, LCD_R5, EVENTOUT | OTG_HS_DP (boot) |



Table 7. STM32H733 pin and ball descriptions (continued)

| | Pin nı | ımber | , | | | | | descriptions (continued) | |
|----------|---------|---------|----------|------------------------------------|----------|---------------|-------|--|-------------------------|
| TFBGA100 | LQFP100 | LQFP144 | UFBGA144 | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| A10 | 72 | 105 | A12 | PA13(JTMS/SWDIO) | I/O | FT | - | JTMS/SWDIO, EVENTOUT | - |
| E7 | 73 | 106 | G9 | VCAP | S | - | - | - | - |
| - | 74 | 107 | - | VSS | S | - | - | - | - |
| - | 75 | 108 | - | VDD | S | - | - | - | - |
| A9 | 76 | 109 | A11 | PA14(JTCK/SWCLK) | I/O | FT | - | JTCK/SWCLK, EVENTOUT | - |
| A8 | 77 | 110 | A10 | PA15(JTDI) | I/O | FT | 1 | JTDI, TIM2_CH1/TIM2_ETR, CEC, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, SPI6_NSS/I2S6_WS, UART4_RTS/UART4_DE, LCD_R3, UART7_TX, LCD_B6, EVENTOUT | - |
| В9 | 78 | 111 | B11 | PC10 | I/O | FT_fh | 1 | DFSDM1_CKIN5, I2C5_SDA, SPI3_SCK(boot)/I2S3_CK, USART3_TX, UART4_TX, OCTOSPIM_P1_IO1, LCD_B1, SWPMI_RX, SDMMC1_D2, DCMI_D8/PSSI_D8, LCD_R2, EVENTOUT | - |
| B8 | 79 | 112 | B10 | PC11 | I/O | FT_fh | - | DFSDM1_DATIN5, I2C5_SCL, SPI3_MISO(boot)/I2S3_SDI, USART3_RX, UART4_RX, OCTOSPIM_P1_NCS, SDMMC1_D3, DCMI_D4/PSSI_D4, LCD_B4, EVENTOUT | - |
| C8 | 80 | 113 | C10 | PC12 | I/O | FT_h | - | TRACED3, FMC_D6/FMC_AD6, TIM15_CH1, I2C5_SMBA, SPI6_SCK/I2S6_CK, SPI3_MOSI(boot)/I2S3_SDO, USART3_CK, UART5_TX, SDMMC1_CK, DCMI_D9/PSSI_D9, LCD_R6, EVENTOUT | - |
| D8 | 81 | 114 | E10 | PD0 | I/O | FT_h | - | DFSDM1_CKIN6, UART4_RX, FDCAN1_RX(boot), UART9_CTS, FMC_D2/FMC_AD2, LCD_B1, EVENTOUT | - |
| E8 | 82 | 115 | D10 | PD1 | I/O | FT_h | - | DFSDM1_DATIN6, UART4_TX, FDCAN1_TX(boot), FMC_D3/FMC_AD3, EVENTOUT | - |

Table 7. STM32H733 pin and ball descriptions (continued)

| | Pin nu | umber | | | | | | descriptions (continued) | |
|----------|---------|---------|----------|------------------------------------|----------|---------------|-------|--|-------------------------|
| TFBGA100 | LQFP100 | LQFP144 | UFBGA144 | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| В7 | 83 | 116 | E9 | PD2 | I/O | FT_h | - | TRACED2, FMC_D7/FMC_AD7, TIM3_ETR, TIM15_BKIN, UART5_RX, LCD_B7, SDMMC1_CMD, DCMI_D11/PSSI_D11, LCD_B2, EVENTOUT | - |
| C7 | 84 | 117 | D9 | PD3 | I/O | FT_h | 1 | DFSDM1_CKOUT, SPI2_SCK/I2S2_CK, USART2_CTS/USART2_NSS, FMC_CLK, DCMI_D5/PSSI_D5, LCD_G7, EVENTOUT | - |
| D7 | 85 | 118 | C9 | PD4 | I/O | FT_h | - | USART2_RTS/USART2_DE, OCTOSPIM_P1_IO4, FMC_NOE, EVENTOUT | - |
| В6 | 86 | 119 | В9 | PD5 | I/O | FT_h | - | USART2_TX, OCTOSPIM_P1_IO5, FMC_NWE, EVENTOUT | - |
| - | - | 120 | - | VSS | S | - | - | - | - |
| - | - | 121 | - | VDD | S | - | - | - | - |
| C6 | 87 | 122 | A8 | PD6 | I/O | FT_h | - | SAI4_D1, SAI1_D1, DFSDM1_CKIN4, DFSDM1_DATIN1, SPI3_MOSI/I2S3_SDO, SAI1_SD_A, USART2_RX, SAI4_SD_A, OCTOSPIM_P1_I06, SDMMC2_CK, FMC_NWAIT, DCMI_D10/PSSI_D10, LCD_B2, EVENTOUT | - |
| D6 | 88 | 123 | A9 | PD7 | I/O | FT_h | - | DFSDM1_DATIN4, SPI1_MOSI/I2S1_SDO, DFSDM1_CKIN1, USART2_CK, SPDIFRX1_IN1, OCTOSPIM_P1_IO7, SDMMC2_CMD, FMC_NE1, EVENTOUT | - |
| - | - | 124 | E8 | PG9 | I/O | FT_h | - | FDCAN3_TX, SPI1_MISO/I2S1_SDI, USART6_RX, SPDIFRX1_IN4, OCTOSPIM_P1_IO6, SAI4_FS_B, SDMMC2_D0, FMC_NE2/FMC_NCE, DCMI_VSYNC/PSSI_RDY, EVENTOUT | - |
| - | - | 125 | D8 | PG10 | I/O | FT_h | - | FDCAN3_RX, OCTOSPIM_P2_IO6, SPI1_NSS/I2S1_WS, LCD_G3, SAI4_SD_B, SDMMC2_D1, FMC_NE3, DCMI_D2/PSSI_D2, LCD_B2, EVENTOUT | - |



Table 7. STM32H733 pin and ball descriptions (continued)

| | Pin nu | umber | | | | | | descriptions (continued) | |
|----------|---------|---------|----------|------------------------------------|----------|---------------|-------|--|-------------------------|
| TFBGA100 | LQFP100 | LQFP144 | UFBGA144 | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| - | - | 126 | C8 | PG11 | I/O | FT_h | - | LPTIM1_IN2, USART10_RX, SPI1_SCK/I2S1_CK, SPDIFRX1_IN1, OCTOSPIM_P2_IO7, SDMMC2_D2, ETH_MII_TX_EN/ETH_RMII_TX_EN, DCMI_D3/PSSI_D3, LCD_B3, EVENTOUT | - |
| - | 1 | 127 | В8 | PG12 | I/O | FT_h | - | LPTIM1_IN1, OCTOSPIM_P2_NCS, USART10_TX, SPI6_MISO/I2S6_SDI, USART6_RTS/USART6_DE, SPDIFRX1_IN2, LCD_B4, SDMMC2_D3, ETH_MII_TXD1/ETH_RMII_TXD1, FMC_NE4, TIM23_CH1, LCD_B1, EVENTOUT | 1 |
| - | - | 128 | D7 | PG13 | I/O | FT_h | - | TRACEDO, LPTIM1_OUT, USART10_CTS/USART10_NSS, SPI6_SCK/I2S6_CK, USART6_CTS/USART6_NSS, SDMMC2_D6, ETH_MII_TXD0/ETH_RMII_TXD0, FMC_A24, TIM23_CH2, LCD_R0, EVENTOUT | - |
| - | - | 129 | C7 | PG14 | I/O | FT_h | - | TRACED1, LPTIM1_ETR, USART10_RTS/USART10_DE, SPI6_MOSI/I2S6_SDO, USART6_TX, OCTOSPIM_P1_IO7, SDMMC2_D7, ETH_MII_TXD1/ETH_RMII_TXD1, FMC_A25, TIM23_CH3, LCD_B0, EVENTOUT | - |
| - | 1 | 130 | 1 | VSS | S | - | - | - | - |
| - | - | 131 | - | VDD | S | - | - | - | - |
| _ | - | 132 | В7 | PG15 | I/O | FT_h | 1 | USART6_CTS/USART6_NSS, OCTOSPIM_P2_DQS, USART10_CK, FMC_NCAS, DCMI_D13/PSSI_D13, EVENTOUT | - |
| A7 | 89 | 133 | A7 | PB3 (JTDO/TRACESWO) | I/O | FT_h | - | JTDO/TRACESWO, TIM2_CH2, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, SPI6_SCK/I2S6_CK, SDMMC2_D2, CRS_SYNC, UART7_RX, TIM24_ETR, EVENTOUT | - |

Table 7. STM32H733 pin and ball descriptions (continued)

| | Pin nu | umber | | | | | | | |
|----------|---------|---------|----------|------------------------------------|----------|---------------|-------|---|-------------------------|
| TFBGA100 | LQFP100 | LQFP144 | UFBGA144 | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| A6 | 90 | 134 | A6 | PB4(NJTRST) | I/O | FT_h | 1 | NJTRST, TIM16_BKIN, TIM3_CH1, SPI1_MISO/I2S1_SDI, SPI3_MISO/I2S3_SDI, SPI2_NSS/I2S2_WS, SPI6_MISO/I2S6_SDI, SDMMC2_D3, UART7_TX, EVENTOUT | - |
| C5 | 91 | 135 | В6 | PB5 | I/O | FT_h | - | TIM17_BKIN, TIM3_CH2, LCD_B5, I2C1_SMBA, SPI1_MOSI/I2S1_SDO, I2C4_SMBA, SPI3_MOSI/I2S3_SDO, SPI6_MOSI/I2S6_SDO, FDCAN2_RX, OTG_HS_ULPI_D7, ETH_PPS_OUT, FMC_SDCKE1, DCMI_D10/PSSI_D10, UART5_RX, EVENTOUT | - |
| B5 | 92 | 136 | C6 | PB6 | I/O | FT_fh | - | TIM16_CH1N, TIM4_CH1, I2C1_SCL(boot), CEC, I2C4_SCL, USART1_TX, LPUART1_TX, FDCAN2_TX, OCTOSPIM_P1_NCS, DFSDM1_DATIN5, FMC_SDNE1, DCMI_D5/PSSI_D5, UART5_TX, EVENTOUT | - |
| A5 | 93 | 137 | D6 | PB7 | I/O | FT_fa | 1 | TIM17_CH1N, TIM4_CH2, I2C1_SDA, I2C4_SDA, USART1_RX, LPUART1_RX, DFSDM1_CKIN5, FMC_NL, DCMI_VSYNC/PSSI_RDY, EVENTOUT | PVD_IN |
| D5 | 94 | 138 | D5 | BOOT0 | I | В | - | - | VPP |
| B4 | 95 | 139 | C5 | PB8 | I/O | FT_fh | - | TIM16_CH1, TIM4_CH3, DFSDM1_CKIN7, I2C1_SCL, I2C4_SCL, SDMMC1_CKIN, UART4_RX, FDCAN1_RX, SDMMC2_D4, ETH_MII_TXD3, SDMMC1_D4, DCMI_D6/PSSI_D6, LCD_B6, EVENTOUT | - |
| A4 | 96 | 140 | B5 | PB9 | I/O | FT_fh | - | TIM17_CH1, TIM4_CH4, DFSDM1_DATIN7, I2C1_SDA(boot), SPI2_NSS/I2S2_WS, I2C4_SDA, SDMMC1_CDIR, UART4_TX, FDCAN1_TX, SDMMC2_D5, I2C4_SMBA, SDMMC1_D5, DCMI_D7/PSSI_D7, LCD_B7, EVENTOUT | - |



DS13314 Rev 2 71/228

Table 7. STM32H733 pin and ball descriptions (continued)

| | Pin nu | ımber | | | | | | descriptions (continued) | |
|----------|---------|---------|----------|------------------------------------|----------|---------------|-------|--|-------------------------|
| TFBGA100 | LQFP100 | LQFP144 | UFBGA144 | Pin name (function after reset) | Pin type | I/O structure | Notes | Alternate functions | Additional functions |
| D4 | 97 | 141 | A5 | PE0 | I/O | FT_h | - | LPTIM1_ETR, TIM4_ETR, LPTIM2_ETR, UART8_RX, SAI4_MCLK_A, FMC_NBL0, DCMI_D2/PSSI_D2, LCD_R0, EVENTOUT | - |
| C4 | 98 | 142 | A4 | PE1 | I/O | FT_h | ı | LPTIM1_IN2, UART8_TX, FMC_NBL1, DCMI_D3/PSSI_D3, LCD_R6, EVENTOUT | - |
| - | 99 | - | 1 | VSS | S | - | - | - | - |
| F7 | - | 143 | E5 | PDR_ON | S | - | - | - | - |
| - | 100 | 144 | 1 | VDD | S | - | - | - | - |
| C2 | ı | 1 | D2 | VSS | S | ı | 1 | - | - |
| E6 | - | - | E6 | VSS | S | 1 | - | - | - |
| J1 | - | - | E7 | VSS | S | - | - | - | - |
| E4 | ı | 1 | G4 | VSS | S | ı | 1 | - | - |
| E5 | - | - | G8 | VSS | S | - | - | - | - |
| - | - | 1 | G10 | VSS | S | ı | 1 | - | - |
| - | ı | 1 | H5 | VSS | S | 1 | ı | - | - |
| - | 1 | 1 | H6 | VSS | S | ı | 1 | - | - |
| D2 | - | - | D3 | VDD | S | - | - | - | - |
| F5 | - | - | F4 | VDD | S | - | - | - | - |
| K1 | - | - | F5 | VDD | S | - | - | - | - |
| F4 | 1 | - | F6 | VDD | s | - | - | - | - |
| - | 1 | - | F7 | VDD | s | - | - | - | - |
| - | 1 | ı | F8 | VDD | S | 1 | - | - | - |
| - | - | - | F9 | VDD | s | - | - | - | - |
| - | 1 | - | F10 | VDD | s | - | - | - | - |
| - | - | - | G5 | VDD | S | - | - | - | - |
| - | - | - | G6 | VDD | S | - | - | - | - |
| - | ı | - | G7 | VDD | S | - | - | - | - |

| | | | | | | Ta | able 8. S | STM32H7 | '33 pin a | ilternate | function | S | | | | | |
|--------|------|-------------|--|--|--|--|---|--|--|---|--|--|--|---|--|-------------------------|--------------|
| | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| F | Port | sys | FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x | FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15 | DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8 | CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10 | CEC/ FDCAN3/ SP11/12S 1/SP12/ 12S2/SP1 3/12S3/ SP14/5/6 | DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4 | SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6 | LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8 | FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14 | CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8 | DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10 | FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8 | COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23 | LCD/ TIM24/ UART5 | sys |
| | PA0 | - | TIM2_CH 1/TIM2_ ETR | TIM5_CH1 | TIM8_ ETR | TIM15_ BKIN | SPI6_ NSS/I2S 6_WS | - | USART2 _CTS/ USART2 _NSS | UART4_ TX | SDMMC2_ CMD | SAI4_SD_ B | ETH_MII_ CRS | FMC_A19 | - | - | EVENT OUT |
| | PA1 | - | TIM2_CH 2 | TIM5_CH2 | LPTIM3_ OUT | TIM15_ CH1N | - | - | USART2 _RTS/ USART2 _DE | UART4_ RX | OCTOSPI M_P1_IO3 | SAI4_ MCLK_B | ETH_MII_ RX_CLK/ ETH_RMII_ REF_CLK | OCTOSPI M_P1_ DQS | - | LCD_ R2 | EVENT OUT |
| | PA2 | = | TIM2_CH 3 | TIM5_CH3 | LPTIM4_ OUT | TIM15_ CH1 | - | OCTOSPI M_P1_IO0 | USART2 _TX | SAI4_SCK _B | - | - | ETH_MDIO | MDIOS_ MDIO | - | LCD_R 1 | EVENT OUT |
| A | PA3 | - | TIM2_CH 4 | TIM5_CH4 | LPTIM5_ OUT | TIM15_ CH2 | I2S6_ MCK | OCTOSPI M_P1_IO2 | USART2 _RX | - | LCD_B2 | OTG_HS_ ULPI_D0 | ETH_MII_ COL | OCTOSPI M_P1_ CLK | - | LCD_B 5 | EVENT OUT |
| Port A | PA4 | D1PWR EN | - | TIM5_ ETR | - | - | SPI1_ NSS/ I2S1_WS | SPI3_NSS /I2S3_WS | USART2 _CK | SPI6_NSS /I2S6_WS | - | - | - | FMC_D8/ FMC_AD8 | DCMI_ HSYNC/ PSSI_DE | LCD_ VSYNC | EVENT OUT |
| | PA5 | D2PWR EN | TIM2_CH 1/TIM2_ ETR | - | TIM8_CH 1N | - | SPI1_ SCK/ I2S1_CK | - | - | SPI6_SCK /I2S6_CK | - | OTG_HS_ ULPI_CK | - | FMC_D9/ FMC_AD9 | PSSI_D1 4 | LCD_R 4 | EVENT OUT |
| | PA6 | - | TIM1_ BKIN | TIM3_CH1 | TIM8_ BKIN | - | SPI1_ MISO/ I2S1_SDI | OCTOSPI M_P1_IO3 | - | SPI6_ MISO/I2S6 _SDI | TIM13_CH 1 | TIM8_ BKIN_ COMP12 | MDIOS_ MDC | TIM1_ BKIN_ COMP12 | DCMI_ PIXCLK/ PSSI_ PDCK | LCD_G 2 | EVENT OUT |
| | PA7 | - | TIM1_CH 1N | TIM3_CH2 | TIM8_CH 1N | - | SPI1_ MOSI/I2S 1_SDO | - | - | SPI6_ MOSI/I2S6 _SDO | TIM14_CH 1 | OCTOSPI M_P1_IO2 | ETH_MII_ RX_DV/ ETH_RMII_ CRS_DV | FMC_SDN WE | - | LCD_ VSYNC | EVENT OUT |

| | | | | | | Table 0 | . 0 1 14132 | . 117 33 Pii | i aiteilic | ite iuncti | ons (cor | itiiiueuj | | | | | |
|--------|------|----------------|--|--|--|--|---|--|--|---|--|--|---|---|--|-------------------------|--------------|
| | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | Port | SYS | FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x | FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15 | DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8 | CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10 | CEC/ FDCAN3/ SP11/12S 1/SP12/ 12S2/SP1 3/12S3/ SP14/5/6 | DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4 | SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6 | LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8 | FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SA14/ SDMMC2/ SPDIFRX1 /TIM13/14 | CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8 | DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMPM1/ TIM1x/TIM 8/UART7/9/ USART10 | FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8 | COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23 | LCD/ TIM24/ UART5 | sys |
| | PA8 | MCO1 | TIM1_CH 1 | - | TIM8_ BKIN2 | I2C3_ SCL | ı | I2C5_SCL | USART1 _CK | - | - | OTG_HS_ SOF | UART7_RX | TIM8_ BKIN2_ COMP12 | LCD_B3 | LCD_R 6 | EVENT OUT |
| | PA9 | - | TIM1_CH 2 | - | LPUART 1_TX | I2C3_ SMBA | SPI2_ SCK/ I2S2_CK | I2C5_ SMBA | USART1 _TX | - | - | - | ETH_TX_ ER | - | DCMI_ D0/PSSI _D0 | LCD_R 5 | EVENT OUT |
| | PA10 | - | TIM1_CH 3 | - | LPUART 1_RX | - | 1 | - | USART1 _RX | - | - | OTG_HS_ ID | MDIOS_ MDIO | LCD_B4 | DCMI_ D1/PSSI _D1 | LCD_B 1 | EVENT OUT |
| Port A | PA11 | - | TIM1_CH 4 | - | LPUART 1_CTS | - | SPI2_ NSS/ I2S2_WS | UART4_ RX | USART1 _CTS/ USART1 _NSS | - | FDCAN1_ RX | - | - | - | - | LCD_R 4 | EVENT OUT |
| ď | PA12 | - | TIM1_ ETR | - | LPUART 1_RTS/ LPUART 1_DE | ı | SPI2_ SCK/ I2S2_CK | UART4_ TX | USART1 _RTS/ USART1 _DE | SAI4_FS_ B | FDCAN1_ TX | - | - | TIM1_ BKIN2 | - | LCD_R 5 | EVENT OUT |
| | PA13 | JTMS/ SWDIO | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| | PA14 | JTCK/ SWCLK | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| | PA15 | JTDI | TIM2_ CH1/TIM2 _ETR | - | - | CEC | SPI1_ NSS/ I2S1_WS | SPI3_NSS /I2S3_WS | SPI6_ NSS/ I2S6_WS | UART4_ RTS/ UART4_ DE | LCD_R3 | - | UART7_TX | - | - | LCD_B | EVENT OUT |

| 75/ | | | | | | | Table 8 | . STM32 | H733 piı | n alterna | te functi | ons (con | tinued) | | | | | |
|-----------|------|------|-----------------------|--|--|--|--|---|--|--|---|--|--|--|---|--|-------------------------|--------------|
| 75/228 | | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | F | Port | sys | FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x | FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15 | DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8 | CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10 | CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6 | DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4 | SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6 | LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8 | FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SA14/ SDMMC2/ SPDIFRX1 /TIM13/14 | CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8 | DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10 | FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8 | COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23 | LCD/ TIM24/ UART5 | sys |
| | | PB0 | - | TIM1_CH 2N | TIM3_CH3 | TIM8_CH 2N | OCTO SPIM_P1 _IO1 | - | DFSDM1_ CKOUT | - | UART4_ CTS | LCD_R3 | OTG_HS_ ULPI_D1 | ETH_MII_ RXD2 | - | - | LCD_G 1 | EVENT OUT |
| | | PB1 | - | TIM1_CH 3N | TIM3_CH4 | TIM8_CH 3N | OCTO SPIM_P1 _IO0 | - | DFSDM1_ DATIN1 | - | - | LCD_R6 | OTG_HS_ ULPI_D2 | ETH_MII_ RXD3 | - | - | LCD_G 0 | EVENT OUT |
| DS13314 | | PB2 | RTC_ OUT | SAI4_D1 | SAI1_D1 | - | DFSDM1 _CKIN1 | - | SAI1_SD_ A | SPI3_ MOSI/I2S 3_SDO | SAI4_SD_ A | OCTO SPIM_P1_ CLK | OCTO SPIM_P1_ DQS | ETH_TX_ ER | - | TIM23_ ETR | ı | EVENT OUT |
| 4 Rev 2 | | PB3 | JTDO/ TRACE SWO | TIM2_CH 2 | - | - | - | SPI1_ SCK/ I2S1_CK | SPI3_SCK /I2S3_CK | - | SPI6_SCK /I2S6_CK | SDMMC2_ D2 | CRS_ SYNC | UART7_RX | - | ı | TIM24_ ETR | EVENT OUT |
| | В | PB4 | NJT RST | TIM16_ BKIN | TIM3_CH1 | - | - | SPI1_ MISO/ I2S1_SDI | SPI3_ MISO/ I2S3_SDI | SPI2_ NSS/ I2S2_WS | SPI6_ MISO/ I2S6_SDI | SDMMC2_ D3 | ı | UART7_TX | - | ı | ı | EVENT OUT |
| | Port | PB5 | - | TIM17_ BKIN | TIM3_CH2 | LCD_B5 | I2C1_ SMBA | SPI1_ MOSI/I2S 1_SDO | I2C4_ SMBA | SPI3_ MOSI/I2S 3_SDO | SPI6_ MOSI/I2S6 _SDO | FDCAN2_ RX | OTG_HS_ ULPI_D7 | ETH_PPS_ OUT | FMC_SDC KE1 | DCMI_ D10/PSS I_D10 | UART5 _RX | EVENT OUT |
| | | PB6 | - | TIM16_ CH1N | TIM4_CH1 | - | I2C1_ SCL | CEC | I2C4_SCL | USART1 _TX | LPUART1 _TX | FDCAN2_ TX | OCTO SPIM_P1_ NCS | DFSDM1_ DATIN5 | FMC_SDN E1 | DCMI_ D5/PSSI _D5 | UART5 _TX | EVENT OUT |
| | | PB7 | - | TIM17_ CH1N | TIM4_CH2 | - | I2C1_ SDA | - | I2C4_SDA | USART1 _RX | LPUART1 _RX | - | - | DFSDM1_ CKIN5 | FMC_NL | DCMI_ VSYNC/ PSSI_ RDY | - | EVENT OUT |
| | | PB8 | - | TIM16_C H1 | TIM4_CH3 | DFSDM1 _CKIN7 | I2C1_ SCL | - | I2C4_SCL | SDMMC1 _CKIN | UART4_ RX | FDCAN1_ RX | SDMMC2_ D4 | ETH_MII_ TXD3 | SDMMC1_ D4 | DCMI_ D6/PSSI _D6 | LCD_B 6 | EVENT OUT |
| 11 | | PB9 | - | TIM17_ CH1 | TIM4_CH4 | DFSDM1 _DATIN7 | I2C1_ SDA | SPI2_ NSS/I2S 2_WS | I2C4_SDA | SDMMC1 _CDIR | UART4_ TX | FDCAN1_ TX | SDMMC2_ D5 | I2C4_ SMBA | SDMMC1_ D5 | DCMI_ D7/PSSI _D7 | LCD_B 7 | EVENT OUT |

| | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
|------|------|---------------|--|--|--|--|---|--|--|---|--|--|--|---|--|-------------------------|--------------|
| | Port | sys | FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x | FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15 | DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8 | CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10 | CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6 | DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4 | SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6 | LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8 | FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SA14/ SDMMC2/ SPDIFRX1 /TIM13/14 | CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8 | DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10 | FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8 | COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23 | LCD/ TIM24/ UART5 | sys |
| | PB10 | - | TIM2_CH | - | LPTIM2_ IN1 | I2C2_ SCL | SPI2_ SCK/ I2S2_CK | DFSDM1_ DATIN7 | USART3 _TX | - | OCTO SPIM_P1_ NCS | OTG_HS_ ULPI_D3 | ETH_MII_ RX_ER | - | - | LCD_G 4 | EVENT OUT |
| | PB11 | - | TIM2_CH 4 | - | LPTIM2_ ETR | I2C2_ SDA | - | DFSDM1_ CKIN7 | USART3 _RX | - | - | OTG_HS_ ULPI_D4 | ETH_MII_ TX_EN/ ETH_RMII_ TX_EN | - | - | LCD_G 5 | EVENT OUT |
| 8 | PB12 | - | TIM1_BKI N | - | OCTO SPIM_P1 _NCLK | I2C2_SM BA | SPI2_ NSS/ I2S2_WS | DFSDM1_ DATIN1 | USART3 _CK | - | FDCAN2_ RX | OTG_HS_ ULPI_D5 | ETH_MII_ TXD0/ ETH_RMII_ TXD0 | OCTOSPI M_P1_IO0 | TIM1_ BKIN_ COMP12 | UART5 _RX | EVENT OUT |
| Port | PB13 | - | TIM1_CH 1N | - | LPTIM2_ OUT | OCTO SPIM_P1 _IO2 | SPI2_ SCK/ I2S2_CK | DFSDM1_ CKIN1 | USART3 _CTS/ USART3 _NSS | - | FDCAN2_ TX | OTG_HS_ ULPI_D6 | ETH_MII_ TXD1/ ETH_RMII_ TXD1 | SDMMC1_ D0 | DCMI_ D2/PSSI _D2 | UART5 _TX | EVENT OUT |
| | PB14 | - | TIM1_CH 2N | TIM12_CH 1 | TIM8_CH 2N | USART1 _TX | SPI2_ MISO/ I2S2_SDI | DFSDM1_ DATIN2 | USART3 _RTS/ USART3 _DE | UART4_ RTS/UAR T4_DE | SDMMC2_ D0 | - | - | FMC_D10/ FMC_ AD10 | - | LCD_C LK | EVENT OUT |
| | PB15 | RTC_ REFIN | TIM1_CH 3N | TIM12_CH 2 | TIM8_CH 3N | USART1 _RX | SPI2_ MOSI/I2S 2_SDO | DFSDM1_ CKIN2 | - | UART4_ CTS | SDMMC2_ D1 | - | - | FMC_D11/ FMC_AD1 1 | - | LCD_G 7 | EVENT OUT |

Pinouts, pin descriptions and alternate functions

| Table 8 | . STM32 | H733 pir | n alterna | ite functi | ons (con | tinued) | |
|---------|---------|----------|-----------|------------|----------|---------|--|
| AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | |

| | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
|--------|------|-----------------------|--|--|--|--|---|--|--|---|--|--|--|---|--|-------------------------|--------------|
| F | Port | sys | FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x | FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15 | DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8 | CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10 | CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6 | DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SA11/ SP13/ I2S3/ UART4 | SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6 | LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8 | FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SA14/ SDMMC2/ SPDIFRX1 /TIM13/14 | CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8 | DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10 | FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8 | COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23 | LCD/ TIM24/ UART5 | sys |
| | PC0 | - | FMC_D12 /FMC_AD 12 | - | DFSDM1 _CKIN0 | - | - | DFSDM1_ DATIN4 | - | SAI4_FS_ B | FMC_A25 | OTG_HS_ ULPI_STP | LCD_G2 | FMC_SDN WE | - | LCD_R 5 | EVENT OUT |
| - | PC1 | TRACE D0 | SAI4_D1 | SAI1_D1 | DFSDM1 _DATIN0 | DFSDM1 _CKIN4 | SPI2_ MOSI/I2S 2_SDO | SAI1_SD_ A | - | SAI4_SD_ A | SDMMC2_ CK | OCTO SPIM_P1_ IO4 | ETH_MDC | MDIOS_ MDC | - | LCD_G 5 | EVENT OUT |
| | PC2 | PWR_ DEEP SLEEP | - | - | DFSDM1 _CKIN1 | OCTO SPIM_P1 _IO5 | SPI2_ MISO/I2S 2_SDI | DFSDM1_ CKOUT | - | - | OCTOSPI M_P1_IO2 | OTG_HS_ ULPI_DIR | ETH_MII_ TXD2 | FMC_SDN E0 | - | - | EVENT OUT |
| | РС3 | PWR_ SLEEP | - | - | DFSDM1 _DATIN1 | OCTO SPIM_P1 _IO6 | SPI2_ MOSI/I2S 2_SDO | - | - | - | OCTOSPI M_P1_IO0 | OTG_HS_ ULPI_NXT | ETH_MII_ TX_CLK | FMC_SDC KE0 | - | - | EVENT OUT |
| Port C | PC4 | PWR_ DEEP SLEEP | FMC_A22 | - | DFSDM1 _CKIN2 | 1 | 12S1_ MCK | - | - | - | SPDIFRX1 _IN3 | SDMMC2_ CKIN | ETH_MII_ RXD0/ETH _RMII_RXD 0 | FMC_SDN E0 | 1 | LCD_R 7 | EVENT OUT |
| | PC5 | PWR_ SLEEP | SAI4_D3 | SAI1_D3 | DFSDM1 _DATIN2 | PSSI_D1 5 | - | - | - | - | SPDIFRX1 _IN4 | OCTOSPI M_P1_DQ S | ETH_MII_R XD1/ETH_ RMII_RXD1 | FMC_SDC KE0 | COMP1_ OUT | LCD_D E | EVENT OUT |
| | PC6 | - | - | TIM3_CH1 | TIM8_CH | DFSDM1 _CKIN3 | I2S2_ MCK | - | USART6 _TX | SDMMC1_ D0DIR | FMC_ NWAIT | SDMMC2_ D6 | - | SDMMC1_ D6 | DCMI_ D0/PSSI _D0 | LCD_H SYNC | EVENT OUT |
| Ī | PC7 | DB TRGIO | - | TIM3_CH2 | TIM8_CH 2 | DFSDM1 _DATIN3 | - | I2S3_ MCK | USART6 _RX | SDMMC1_ D123DIR | FMC_NE1 | SDMMC2_ D7 | SWPMI_TX | SDMMC1_ D7 | DCMI_ D1/PSSI _D1 | LCD_G 6 | EVENT OUT |
| | PC8 | TRACE D1 | - | TIM3_CH3 | TIM8_CH | - | - | - | USART6 _CK | UART5_ RTS/ UART5_ DE | FMC_NE2 /FMC_ NCE | FMC_INT | SWPMI_RX | SDMMC1_ D0 | DCMI_ D2/PSSI _D2 | - | EVENT OUT |

| | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
|------|------|-------------|--|--|--|--|---|--|--|---|--|--|--|---|--|-------------------------|--------------|
| | Port | SYS | FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x | FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15 | DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8 | CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10 | CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6 | DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SA11/ SP13/ I2S3/ UART4 | SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6 | LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8 | FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14 | CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8 | DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMPM11/ TIM1x/TIM 8/UART7/9/ USART10 | FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8 | COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23 | LCD/ TIM24/ UART5 | SYS |
| | PC9 | MCO2 | - | TIM3_CH4 | TIM8_CH 4 | I2C3_ SDA | I2S_ CKIN | I2C5_SDA | ı | UART5_C TS | OCTO SPIM_P1_ IO0 | LCD_G3 | SWPMI_ SUSPEND | SDMMC1_ D1 | DCMI_D 3/PSSI_ D3 | LCD_B 2 | EVENT OUT |
| | PC10 | - | - | - | DFSDM1 _CKIN5 | I2C5_ SDA | - | SPI3_SCK /I2S3_CK | USART3 _TX | UART4_ TX | OCTO SPIM_P1_ IO1 | LCD_B1 | SWPMI_RX | SDMMC1_ D2 | DCMI_D 8/PSSI_ D8 | LCD_R 2 | EVENT OUT |
| O | PC11 | - | - | ı | DFSDM1 _DATIN5 | I2C5_ SCL | - | SPI3_ MISO/ I2S3_SDI | USART3 _RX | UART4_ RX | OCTO SPIM_P1_ NCS | ı | ı | SDMMC1_ D3 | DCMI_ D4/PSSI _D4 | LCD_B 4 | EVENT OUT |
| Port | PC12 | TRACE D3 | FMC_D6/ FMC_AD6 | TIM15_CH 1 | - | I2C5_ SMBA | SPI6_ SCK/ I2S6_CK | SPI3_ MOSI/ I2S3_SDO | USART3 _CK | UART5_ TX | - | - | - | SDMMC1_ CK | DCMI_ D9/PSSI _D9 | LCD_R 6 | EVENT OUT |
| | PC13 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| | PC14 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| | PC15 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |

| | | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
|---|--------|------|-------------|--|--|--|--|---|--|--|---|--|--|--|---|--|-------------------------|--------------|
| | F | Port | sys | FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x | FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15 | DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8 | CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SCHM_P1 /TIM15/ USART1/ 10 | CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6 | DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4 | SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6 | LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8 | FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14 | CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8 | DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10 | FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8 | COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23 | LCD/ TIM24/ UART5 | sys |
| | | PD0 | - | - | - | DFSDM1 _CKIN6 | - | - | - | - | UART4_ RX | FDCAN1_ RX | - | UART9_ CTS | FMC_D2/ FMC_AD2 | - | LCD_B 1 | EVENT OUT |
| | • | PD1 | - | - | - | DFSDM1 _DATIN6 | - | - | - | - | UART4_ TX | FDCAN1_ TX | - | - | FMC_D3/ FMC_AD3 | - | - | EVENT OUT |
| 1 | • | PD2 | TRACE D2 | FMC_D7/ FMC_AD7 | TIM3_ ETR | - | TIM15_ BKIN | - | - | - | UART5_ RX | LCD_B7 | - | - | SDMMC1_ CMD | DCMI_ D11/PSSI _D11 | LCD_B 2 | EVENT OUT |
| | | PD3 | - | - | - | DFSDM1 _CKOUT | - | SPI2_ SCK/ I2S2_CK | - | USART2 _CTS/ USART2 _NSS | - | - | - | - | FMC_CLK | DCMI_ D5/PSSI _D5 | LCD_G 7 | EVENT OUT |
| , | Port D | PD4 | - | - | - | - | - | - | - | USART2 _RTS/ USART2 _DE | - | - | OCTOSPI M_P1_IO4 | - | FMC_NOE | - | - | EVENT OUT |
| | • | PD5 | - | - | - | - | - | - | - | USART2 _TX | - | - | OCTOSPI M_P1_IO5 | - | FMC_NWE | - | - | EVENT OUT |
| | • | PD6 | - | SAI4_D1 | SAI1_D1 | DFSDM1 _CKIN4 | DFSDM1 _DATIN1 | SPI3_ MOSI/I2S 3_SDO | SAI1_SD_ A | USART2 _RX | SAI4_SD_ A | - | OCTO SPIM_P1_ IO6 | SDMMC2_ CK | FMC_ NWAIT | DCMI_D 10/PSSI_ D10 | LCD_B | EVENT OUT |
| | • | PD7 | - | - | - | DFSDM1 _DATIN4 | - | SPI1_ MOSI/I2S 1_SDO | DFSDM1_ CKIN1 | USART2 _CK | - | SPDIFRX1 _IN1 | OCTO SPIM_P1_ IO7 | SDMMC2_ CMD | FMC_NE1 | - | - | EVENT OUT |
| | | PD8 | - | - | - | DFSDM1 _CKIN3 | - | - | - | USART3 _TX | - | SPDIFRX1 _IN2 | - | - | FMC_D13/ FMC_ AD13 | - | - | EVENT OUT |

| | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
|--------|------|-----|--|--|--|--|---|--|--|---|--|--|--|---|--|-------------------------|--------------|
| | Port | sys | FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x | FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15 | DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8 | CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10 | CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6 | DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SA11/ SPI3/ I2S3/ UART4 | SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6 | LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8 | FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14 | CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8 | DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SDMMC1/ TIM1x/TIM 8/UART7/9/ USART10 | FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8 | COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23 | LCD/ TIM24/ UART5 | sys |
| | PD9 | - | - | - | DFSDM1 _DATIN3 | - | - | - | USART3 _RX | - | - | - | - | FMC_D14/ FMC_AD1 4 | - | - | EVENT OUT |
| | PD10 | - | - | - | DFSDM1 _CKOUT | - | - | - | USART3 _CK | - | - | - | - | FMC_D15/ FMC_AD1 5 | - | LCD_B | EVENT OUT |
| | PD11 | - | - | - | LPTIM2_I N2 | I2C4_SM BA | - | - | USART3 _CTS/ USART3 _NSS | - | OCTOSPI M_P1_IO0 | SAI4_SD_ A | - | FMC_A16/ FMC_CLE | - | - | EVENT OUT |
| Port D | PD12 | - | LPTIM1_ IN1 | TIM4_CH1 | LPTIM2_ IN1 | I2C4_ SCL | FDCAN3 _RX | - | USART3 _RTS/ USART3 _DE | - | OCTO SPIM_P1_ IO1 | SAI4_FS_ A | - | FMC_A17/ FMC_ALE | DCMI_ D12/PSS I_D12 | - | EVENT OUT |
| | PD13 | - | LPTIM1_ OUT | TIM4_CH2 | - | I2C4_ SDA | FDCAN3 _TX | - | - | - | OCTO SPIM_P1_ IO3 | SAI4_ SCK_A | UART9_ RTS/ UART9_DE | FMC_A18 | DCMI_ D13/ PSSI_ D13 | - | EVENT OUT |
| | PD14 | - | - | TIM4_CH3 | - | - | - | - | - | UART8_ CTS | - | - | UART9_RX | FMC_D0/ FMC_AD0 | - | - | EVENT OUT |
| | PD15 | - | - | TIM4_CH4 | - | - | - | - | - | UART8_ RTS/ UART8_ DE | - | - | UART9_TX | FMC_D1/ FMC_AD1 | - | - | EVENT OUT |

Pinouts, pin descriptions and alternate functions

| | | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
|---|--------|------|--------------|--|--|--|--|---|--|--|---|--|--|--|---|--|-------------------------|--------------|
| | F | Port | sys | FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x | FDCAN3/ PDM_ SA11/ TIM3/4/5/1 2/15 | DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8 | CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10 | CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6 | DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4 | SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6 | LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8 | FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14 | CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8 | DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SDMMC1/ TIM1x/TIM 8/UART7/9/ USART10 | FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8 | COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23 | LCD/ TIM24/ UART5 | sys |
| | | PE0 | - | LPTIM1_ ETR | TIM4_ ETR | - | LPTIM2_ ETR | - | - | - | UART8_ RX | - | SAI4_ MCLK_A | - | FMC_NBL 0 | DCMI_ D2/PSSI _D2 | LCD_R 0 | EVENT OUT |
| | - | PE1 | - | LPTIM1_ IN2 | - | - | - | - | - | - | UART8_ TX | - | - | - | FMC_NBL | DCMI_ D3/ PSSI_D3 | LCD_R 6 | EVENT OUT |
| | • | PE2 | TRACE CLK | - | SAI1_ CK1 | - | USART1 0_RX | SPI4_ SCK | SAI1_ MCLK_A | - | SAI4_ MCLK_A | OCTOSPI M_P1_IO2 | SAI4_CK1 | ETH_MII_ TXD3 | FMC_A23 | - | - | EVENT OUT |
| | • | PE3 | TRACE D0 | - | - | - | TIM15_ BKIN | - | SAI1_SD_ B | - | SAI4_SD_ B | - | - | USART10_ TX | FMC_A19 | - | - | EVENT OUT |
|) | | PE4 | TRACE D1 | - | SAI1_D2 | DFSDM1 _DATIN3 | TIM15_ CH1N | SPI4_NS S | SAI1_FS_ A | - | SAI4_FS_ A | - | SAI4_D2 | - | FMC_A20 | DCMI_ D4/PSSI _D4 | LCD_B 0 | EVENT OUT |
| | Port E | PE5 | TRACE D2 | - | SAI1_CK2 | DFSDM1 _CKIN3 | TIM15_ CH1 | SPI4_ MISO | SAI1_SCK _A | - | SAI4_SCK _A | - | SAI4_CK2 | - | FMC_A21 | DCMI_ D6/PSSI _D6 | LCD_G 0 | EVENT OUT |
| | | PE6 | TRACE D3 | TIM1_ BKIN2 | SAI1_D1 | - | TIM15_ CH2 | SPI4_ MOSI | SAI1_SD_ A | - | SAI4_SD_ A | SAI4_D1 | SAI4_ MCLK_B | TIM1_BKIN 2_COMP12 | FMC_A22 | DCMI_ D7/PSSI _D7 | LCD_G 1 | EVENT OUT |
| | | PE7 | - | TIM1_ET R | - | DFSDM1 _DATIN2 | - | - | - | UART7_ RX | - | - | OCTO SPIM_P1_ IO4 | - | FMC_D4/ FMC_AD4 | - | - | EVENT OUT |
| | - | PE8 | - | TIM1_CH 1N | - | DFSDM1 _CKIN2 | - | - | - | UART7_ TX | - | - | OCTO SPIM_P1_ IO5 | - | FMC_D5/ FMC_AD5 | COMP2_ OUT | - | EVENT OUT |
| | - | PE9 | - | TIM1_CH 1 | - | DFSDM1 _CKOUT | - | - | - | UART7_ RTS/ UART7_ DE | - | - | OCTO SPIM_P1_ IO6 | - | FMC_D6/ FMC_AD6 | - | - | EVENT OUT |

| | | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
|---|------|----|-----|--|--|--|--|---|--|--|---|--|--|--|---|--|-------------------------|--------------|
| | Port | | SYS | FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x | FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15 | DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8 | CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10 | CEC/ FDCAN3/ SP11/12S 1/SP12/ 12S2/SP1 3/12S3/ SP14/5/6 | DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4 | SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6 | LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8 | FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14 | CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAIA/ SDMMC2/ TIM8 | DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10 | FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8 | COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23 | LCD/ TIM24/ UART5 | sys |
| | PE | 10 | - | TIM1_CH 2N | - | DFSDM1 _DATIN4 | - | - | - | UART7_ CTS | - | - | OCTO SPIM_P1_ IO7 | - | FMC_D7/ FMC_AD7 | - | - | EVENT OUT |
| | PE | 11 | - | TIM1_CH 2 | - | DFSDM1 _CKIN4 | - | SPI4_ NSS | - | - | - | - | SAI4_SD_ B | OCTO SPIM_P1_ NCS | FMC_D8/ FMC_AD8 | - | LCD_G 3 | EVENT OUT |
| | PE | 12 | - | TIM1_CH 3N | - | DFSDM1 _DATIN5 | - | SPI4_ SCK | - | - | - | - | SAI4_SCK _B | - | FMC_D9/ FMC_AD9 | COMP1_ OUT | LCD_B 4 | EVENT OUT |
| (| PE | 13 | - | TIM1_CH | - | DFSDM1 _CKIN5 | - | SPI4_ MISO | - | - | - | - | SAI4_FS_ B | - | FMC_D10/ FMC_ AD10 | COMP2_ OUT | LCD_ DE | EVENT OUT |
| | PE | 14 | - | TIM1_CH 4 | - | - | - | SPI4_ MOSI | - | - | - | - | SAI4_ MCLK_B | - | FMC_D11/ FMC_ AD11 | - | LCD_ CLK | EVENT OUT |
| | PE | 15 | - | TIM1_ BKIN | - | - | - | - | - | - | - | - | - | USART10_ CK | FMC_D12/ FMC_ AD12 | TIM1_ BKIN_ COMP12 | LCD_ R7 | EVENT OUT |

| 83/ | | | | | | | Table 8 | . STM32 | H733 pir | n alterna | ite functi | ions (cor | tinued) | | | | | |
|------------|--------|------|-----|--|--|--|--|---|--|--|---|--|--|--|---|--|-------------------------|--------------|
| 83/228 | | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | F | Port | SYS | FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x | FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15 | DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8 | CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10 | CEC/ FDCAN3/ SP11/12S 1/SP12/ 12S2/SP1 3/12S3/ SP14/5/6 | DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4 | SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6 | LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8 | FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14 | CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8 | DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10 | FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8 | COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23 | LCD/ TIM24/ UART5 | sys |
| | | PF0 | - | - | - | - | I2C2_ SDA | - | I2C5_SDA | - | - | OCTO SPIM_P2_ IO0 | - | - | FMC_A0 | TIM23_ CH1 | - | EVENT OUT |
| | | PF1 | - | - | - | - | I2C2_ SCL | - | I2C5_SCL | - | - | OCTO SPIM_P2_ IO1 | - | - | FMC_A1 | TIM23_ CH2 | - | EVENT OUT |
| DS13314 | | PF2 | = | - | - | - | I2C2_ SMBA | - | I2C5_ SMBA | - | - | OCTO SPIM_P2_ IO2 | - | - | FMC_A2 | TIM23_ CH3 | - | EVENT OUT |
| 4 Rev 2 | | PF3 | - | - | - | - | - | - | - | - | - | OCTO SPIM_P2_ IO3 | - | - | FMC_A3 | TIM23_ CH4 | - | EVENT OUT |
| | F | PF4 | 1 | - | - | - | - | - | - | - | - | OCTO SPIM_P2_ CLK | - | - | FMC_A4 | 1 | - | EVENT OUT |
| | Port F | PF5 | - | - | - | - | - | - | - | - | - | OCTO SPIM_P2_ NCLK | - | - | FMC_A5 | - | - | EVENT OUT |
| | | PF6 | ı | TIM16_ CH1 | FDCAN3_ RX | - | - | SPI5_ NSS | SAI1_SD_ B | UART7_ RX | SAI4_SD_ B | - | OCTO SPIM_P1_ IO3 | - | - | TIM23_ CH1 | - | EVENT OUT |
| | | PF7 | 1 | TIM17_ CH1 | FDCAN3_ TX | - | - | SPI5_ SCK | SAI1_ MCLK_B | UART7_ TX | SAI4_ MCLK_B | - | OCTO SPIM_P1_ IO2 | - | - | TIM23_ CH2 | - | EVENT OUT |
| | | PF8 | - | TIM16_ CH1N | - | - | - | SPI5_ MISO | SAI1_SCK _B | UART7_ RTS/ UART7_ DE | SAI4_SCK _B | TIM13_CH 1 | OCTO SPIM_P1_ IO0 | - | - | TIM23_ CH3 | - | EVENT OUT |
| 1 5 | | PF9 | - | TIM17_ CH1N | - | - | - | SPI5_ MOSI | SAI1_FS_ B | UART7_ CTS | SAI4_FS_ B | TIM14_CH 1 | OCTO SPIM_P1_ IO1 | - | - | TIM23_ CH4 | - | EVENT OUT |

| | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
|--------|------|-----|--|--|--|--|---|--|--|---|--|--|--|---|--|-------------------------|--------------|
| Port | | SYS | FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x | FDCAN3/ PDM_ SAI1/ TIM3/4/5/1 2/15 | DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8 | CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10 | CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6 | DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4 | SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6 | LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8 | FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14 | CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAI4/ SDMMC2/ TIM8 | DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10 | FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8 | COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23 | LCD/ TIM24/ UART5 | sys |
| | PF10 | - | TIM16_BK IN | SAI1_D3 | - | PSSI_ D15 | - | - | - | - | OCTO SPIM_P1_ CLK | SAI4_D3 | - | - | DCMI_ D11/PSSI _D11 | LCD_D E | EVENT OUT |
| | PF11 | - | - | - | ı | 1 | SPI5_ MOSI | - | - | - | OCTO SPIM_P1_ NCLK | SAI4_SD_ B | - | FMC_ NRAS | DCMI_ D12/PSS I_D12 | TIM24_ CH1 | EVENT OUT |
| Port F | PF12 | - | - | - | - | - | - | - | - | - | OCTO SPIM_P2_ DQS | - | - | FMC_A6 | - | TIM24_ CH2 | EVENT OUT |
| | PF13 | - | - | - | DFSDM1 _DATIN6 | I2C4_ SMBA | - | - | - | - | - | - | - | FMC_A7 | - | TIM24_ CH3 | EVENT OUT |
| | PF14 | - | - | - | DFSDM1 _CKIN6 | I2C4_ SCL | - | - | - | - | - | - | - | FMC_A8 | - | TIM24_ CH4 | EVENT OUT |
| | PF15 | - | - | - | - | I2C4_ SDA | - | - | - | - | - | - | - | FMC_A9 | - | - | EVENT OUT |

|) | | | | | | | Table 8 | . STM32 | H733 pir | n alterna | ite functi | ons (con | tinued) | | | | | |
|---|--------|------|-----|--|--|--|--|---|--|--|---|--|--|--|---|--|-------------------------|--------------|
|) | | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | F | Port | sys | FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x | FDCAN3/ PDM_ SA11/ TIM3/4/5/1 2/15 | DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8 | CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10 | CEC/ FDCAN3/ SP11/12S 1/SP12/ 12S2/SP1 3/12S3/ SP14/5/6 | DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4 | SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6 | LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8 | FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14 | CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAIA/ SDMMC2/ TIM8 | DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10 | FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8 | COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23 | LCD/ TIM24/ UART5 | sys |
| | | PG0 | - | - | - | - | - | - | - | - | - | OCTO SPIM_P2_ IO4 | - | UART9_RX | FMC_A10 | - | - | EVENT OUT |
| | | PG1 | - | - | - | - | - | - | - | - | - | OCTO SPIM_P2_ IO5 | - | UART9_TX | FMC_A11 | - | - | EVENT OUT |
|) | Ī | PG2 | - | - | - | TIM8_ BKIN | - | - | - | - | - | - | - | TIM8_BKIN _COMP12 | FMC_A12 | - | TIM24_ ETR | EVENT OUT |
|) | | PG3 | - | - | - | TIM8_ BKIN2 | - | - | - | - | - | - | - | TIM8_ BKIN2_ COMP12 | FMC_A13 | TIM23_ ETR | - | EVENT OUT |
| , | | PG4 | - | TIM1_BKI N2 | - | - | - | - | - | - | - | - | - | TIM1_ BKIN2_ COMP12 | FMC_A14/ FMC_BA0 | 1 | - | EVENT OUT |
| | Port G | PG5 | - | TIM1_ ETR | - | - | - | - | - | - | - | - | - | - | FMC_A15/ FMC_BA1 | - | - | EVENT OUT |
| | | PG6 | - | TIM17_ BKIN | - | ı | - | - | ı | - | - | ı | OCTO SPIM_P1_ NCS | ı | FMC_NE3 | DCMI_D 12/PSSI_ D12 | LCD_R 7 | EVENT OUT |
| | | PG7 | - | - | - | ı | - | - | SAI1_ MCLK_A | USART6 _CK | - | OCTO SPIM_P2_ DQS | ı | ı | FMC_INT | DCMI_D 13/PSSI_ D13 | LCD_ CLK | EVENT OUT |
| | | PG8 | - | - | - | TIM8_ ETR | - | SPI6_ NSS/I2S 6_WS | - | USART6 _RTS/ USART6 _DE | SPDIFRX1 _IN3 | - | - | ETH_PPS_ OUT | FMC_ SDCLK | - | LCD_G 7 | EVENT OUT |
| | | PG9 | - | - | FDCAN3_ TX | - | - | SPI1_ MISO/I2S 1_SDI | - | USART6 _RX | SPDIFRX1 _IN4 | OCTO SPIM_P1_ IO6 | SAI4_FS_ B | SDMMC2_ D0 | FMC_NE2/ FMC_NCE | DCMI_ VSYNC/ PSSI_ RDY | - | EVENT OUT |

| | | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
|--------|------|-------------|--|--|--|--|---|--|--|---|--|--|--|---|--|-------------------------|--------------|
| , | Port | sys | FMC/ LPTIM1/ SAI4/TIM1 6/17/TIM1 x/TIM2x | FDCAN3/ PDM_ SA11/ TIM3/4/5/1 2/15 | DFSDM1 /LCD/ LPTIM2/ 3/4/5/ LPUART 1/OCTO SPIM_P1 /2/TIM8 | CEC/ DCMI/ PSSI/ DFSDM1 /I2C1/2/3/ 4/5/ LPTIM2/ OCTO SPIM_P1 /TIM15/ USART1/ 10 | CEC/ FDCAN3/ SPI1/I2S 1/SPI2/ I2S2/SPI 3/I2S3/ SPI4/5/6 | DFSDM1/I 2C4/5/ OCTO SPIM_P1/ SAI1/ SPI3/ I2S3/ UART4 | SDMMC1 /SPI2/I2S 2/SPI3/ I2S3/ SPI6/ UART7/ USART1/ 2/3/6 | LPUART1/ SAI4/ SDMMC1/ SPDIFRX1 /SPI6/ UART4/5/ 8 | FDCAN1/2 /FMC/ LCD/ OCTO SPIM_P1/ 2/SAI4/ SDMMC2/ SPDIFRX1 /TIM13/14 | CRS/ FMC/ LCD/ OCTO SPIM_P1/ OTG1_FS/ OTG1_HS/ SAIA/ SDMMC2/ TIM8 | DFSDM1/ ETH/I2C4/ LCD/MDIO S/OCTOSP IM_P1/ SDMMC2/ SWPMI1/ TIM1x/TIM 8/UART7/9/ USART10 | FMC/LCD/ MDIOS/ OCTOSPI M_P1/ SDMMC1/ TIM1x/ TIM8 | COMP/ DCMI/ PSSI/ LCD/ TIM1x/ TIM23 | LCD/ TIM24/ UART5 | sys |
| | PG10 | - | ı | FDCAN3_ RX | OCTO SPIM_P2 _IO6 | ı | SPI1_ NSS/I2S 1_WS | - | - | - | LCD_G3 | SAI4_SD_ B | SDMMC2_ D1 | FMC_NE3 | DCMI_ D2/PSSI _D2 | LCD_B 2 | EVENT OUT |
| | PG11 | - | LPTIM1_ IN2 | - | - | USART1 0_RX | SPI1_ SCK/I2S 1_CK | - | - | SPDIFRX1 _IN1 | OCTO SPIM_P2_ IO7 | SDMMC2_ D2 | ETH_MII_ TX_EN/ ETH_RMII_ TX_EN | - | DCMI_ D3/PSSI _D3 | LCD_B | EVENT OUT |
| 9 | PG12 | - | LPTIM1_ IN1 | - | OCTO SPIM_P2 _NCS | USART1 0_TX | SPI6_ MISO/I2S 6_SDI | - | USART6 _RTS/ USART6 _DE | SPDIFRX1 _IN2 | LCD_B4 | SDMMC2_ D3 | ETH_MII_ TXD1/ETH _RMII_TXD 1 | FMC_NE4 | TIM23_ CH1 | LCD_B | EVENT OUT |
| Port G | PG13 | TRACE D0 | LPTIM1_ OUT | - | - | USART1 0_CTS/ USART1 0_NSS | SPI6_ SCK/I2S 6_CK | - | USART6 _CTS/ USART6 _NSS | - | - | SDMMC2_ D6 | ETH_MII_ TXD0/ETH _RMII_TXD 0 | FMC_A24 | TIM23_ CH2 | LCD_R 0 | EVENT OUT |
| | PG14 | TRACE D1 | LPTIM1_ ETR | - | - | USART1 0_RTS/ USART1 0_DE | SPI6_ MOSI/I2S 6_SDO | - | USART6 _TX | - | OCTO SPIM_P1_ IO7 | SDMMC2_ D7 | ETH_MII_ TXD1/ETH _RMII_TXD 1 | FMC_A25 | TIM23_ CH3 | LCD_B 0 | EVENT OUT |
| | PG15 | - | - | - | - | - | - | - | USART6 _CTS/ USART6 _NSS | - | OCTO SPIM_P2_ DQS | - | USART10_ CK | FMC_NCA | DCMI_D 13/PSSI_ D13 | - | EVENT OUT |
| Ħ | PH0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |
| Port H | PH1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | EVENT OUT |

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of junction temperature, supply voltage and frequencies by tests in production on 100% of the devices with an junction temperature at T_J = 25 °C and T_J = T_{Jmax} (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_J = 25 °C, V_{DD} = 3.3 V (for the 1.7 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 8.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 9.



6.1.6 Power supply scheme

VCAP Core domain (V_{CORE}) LDO VDDLDO voltage regulator VSS D3 domain (System Level shifter logic, D1 domain D2 domain (CPU, peripherals, EXTI, 10 IOs RAM) (peripherals, logic Peripherals, RAM) RAM) Flash VDD domain HSI, CSI, VDD Power HSI48, HSE, PLLs switch VBAT Backup domain charging Backup **VBAT** regulator Power switch LSI, LSE, RTC, Wakeup logic, Backup BKUP Ю backup RAM logic registers, Reset IOs Vss VDD33USB USB FS IOs VDDA Analog domain REF BUF ADC, DAC OPAMP, VREF+ Comparato VREF-**VSSA**

Figure 10. Power supply scheme

Refer to application note AN5419 "Getting started with STM32H723/733, STM32H725/735 and STM32H730 Value Line hardware development" for the possible power scheme and connected capacitors.

6.1.7 Current consumption measurement

LDO ON

IDD_VBAT

VBAT

VDDLDO
VDDLDO
VDDLA

Figure 11. Current consumption measurement scheme

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 9: Voltage characteristics*, *Table 10: Current characteristics*, and *Table 11: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and the functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard, extended mission profiles are available on demand.

| Symbols | Ratings | Min | Max | Unit |
|---|--|----------------------|---|------|
| V _{DDX} - V _{SS} ⁽¹⁾ | External main supply voltage (including V_{DD} , V_{DDLDO} , V_{DDA} , $V_{DD33USB}$, V_{BAT}) | -0.3 | 4.0 | V |
| | Input voltage on FT_xxx pins | V _{SS} -0.3 | Min(V _{DD} , V _{DDA} , V _{DD33USB} , V _{BAT}) +4.0 ⁽³⁾⁽⁴⁾ | ٧ |
| V _{IN} ⁽²⁾ | Input voltage on TT_xx pins | V _{SS} -0.3 | 4.0 | V |
| | Input voltage on BOOT0 pin | V _{SS} | 9.0 | V |
| | Input voltage on any other pins | V _{SS} -0.3 | 4.0 | V |
| $ \Delta V_{DDX} $ | Variations between different V _{DDX} power pins of the same domain | - | 50 | mV |
| V _{SSx} -V _{SS} | Variations between all the different ground pins | - | 50 | mV |

Table 9. Voltage characteristics

4

DS13314 Rev 2 89/228

All main power (V_{DD}, V_{DDA}, V_{DD33USB}, V_{BAT}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

^{2.} V_{IN} maximum must always be respected.

^{3.} This formula has to be applied on power supplies related to the IO structure described by the pin definition table.

4. To sustain a voltage higher than 4V the internal pull-up/pull-down resistors must be disabled.

Table 10. Current characteristics

| Symbols | Ratings | Max | Unit |
|------------------------------|--|-------|------|
| ΣIV _{DD} | Total current into sum of all V _{DD} power lines (source) ⁽¹⁾ | 620 | |
| ΣIV _{SS} | Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾ | 620 | |
| IV _{DD} | Maximum current into each V _{DD} power pin (source) ⁽¹⁾ | 100 | |
| IV _{SS} | Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾ | 100 | |
| | Output current sunk by any I/O and control pin, except Px_C | 20 | |
| I _{IO} | Output current sunk by Px_C pins | 1 | mA |
| 71 | Total output current sunk by sum of all I/Os and control pins ⁽²⁾ | 140 | |
| ΣI _(PIN) | Total output current sourced by sum of all I/Os and control pins ⁽²⁾ | 140 | |
| I _{INJ(PIN)} (3)(4) | Injected current on FT_xxx, TT_xx, RST and B pins except PA4, PA5 | -5/+0 | |
| | Injected current on PA4, PA5 | -0/0 | |
| ΣΙ _{ΙΝJ(PIN)} | Total injected current (sum of all I/Os and control pins) ⁽⁵⁾ | ±25 | |

- 1. All main power $(V_{DD}, V_{DDA}, V_{DD33USB})$ and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supplies, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- 3. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer also to *Table 9: Voltage characteristics* for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ∑I_{INJ(PIN)} is the absolute sum of the
 positive and negative injected currents (instantaneous values).

Table 11. Thermal characteristics

| Symbol | Ra | atings | Value | Unit |
|------------------|------------------------------|--------------------------------|--------------|------|
| T _{STG} | Storage temperature range | | - 65 to +150 | °C |
| TJ | Maximum junction temperature | Industrial temperature range 6 | 125 | |

6.3 Operating conditions

6.3.1 General operating conditions

Table 12. General operating conditions

| Symbol | Parameter | Operating conditions | Min | Тур | Max | Unit |
|----------------------|---|---|---------------------|------|---|------|
| V_{DD} | Standard operating voltage | - | 1.62 ⁽¹⁾ | - | 3.6 | |
| V _{DDLDO} | Supply voltage for the internal regulator | V _{DDLDO} ≤ V _{DD} | 1.62 ⁽¹⁾ | - | 3.6 | |
| V | Standard operating voltage, USB | USB used | 3.0 | - | 3.6 | |
| V _{DD33USB} | domain | USB not used | 0 | - | 3.6 | |
| | | ADC or COMP used | 1.62 | - | | |
| | | DAC used | 1.8 | - | | |
| | | OPAMP used | 2.0 | - | | |
| V_{DDA} | Analog operating voltage | VREFBUF used | 1.8 | - | 3.6 | |
| | | ADC, DAC, OPAMP, COMP, VREFBUF not used | 0 | - | | V |
| | | TT_xx I/O | -0.3 | - | V _{DD} +0.3 | |
| | | воото | 0 | - | 9 | |
| V _{IN} | I/O Input voltage | All I/O except BOOT0 and TT_xx | -0.3 | - | $\begin{array}{c} {\rm Min(V_{DD},} \\ {\rm V_{DDA},} \\ {\rm V_{DD33USB})} \\ +3.6{\rm V} < \\ 5.5{\rm V}^{(2)} \end{array}$ | |
| | | VOS3 | 0.95 | 1.0 | 1.05 | |
| | Internal regulator ON (LDO) ⁽³⁾ | VOS2 | 1.05 | 1.10 | 1.15 | |
| | Internal regulator ON (LDO) | VOS1 | 1.15 | 1.21 | 1.26 | |
| V | | VOS0 | 1.30 | 1.36 | 1.40 | |
| V _{CORE} | | VOS3 | 0.98 | 1.03 | 1.08 |] |
| | Regulator OFF: external V _{CORE} voltage must be supplied from | VOS2 | 1.08 | 1.13 | 1.18 | |
| | external regulator on VCAP pins | VOS1 | 1.18 | 1.23 | 1.28 | |
| | | VOS0 | 1.33 | 1.38 | 1.40 | |

Table 12. General operating conditions (continued)

| Symbol | Parameter | Operating conditions | Min | Тур | Max | Unit |
|-------------------------------|--|--------------------------------------|-----|-----|---------------------|------|
| | | VOS3 | - | - | 170 | |
| | | VOS2 | - | - | 300 | |
| f _{CPU} | Arm [®] Cortex [®] -M7 clock frequency | VOS1 | - | - | 400 | |
| ·CPU | 7 am Context im Glock Hoquency | VOS0 | - | - | 520 | |
| | | VOS0 and CPU_FREQ_BOOST | - | - | 550 | |
| | | VOS3 | - | - | 85 | |
| £ | AVI alask fra svensv | VOS2 | - | - | 150 | |
| f _{ACLK} | AXI clock frequency | VOS1 | - | - | 200 | |
| | | VOS0 | - | - | 275 | MHz |
| | | VOS3 | - | - | 85 | |
| £ | ALID plack framuency | VOS2 | - | - | 150 | |
| f _{HCLK} | AHB clock frequency | VOS1 | - | - | 200 | |
| | | VOS0 | - | - | 275 | |
| | | VOS3 | - | - | 42.5 ⁽⁴⁾ | |
| £ | ADD als als for more many | VOS2 | - | - | 75 | |
| f _{PCLK} | APB clock frequency | VOS1 | - | - | 100 | |
| | | VOS0 | - | - | 137.5 | |
| | Ambient temperature for temperature range 3 | Maximum power dissipation | -40 | | 125 | |
| T _A ⁽⁵⁾ | Ambient temperature for | Maximum power dissipation | -40 | | 85 | °C |
| | temperature range 6 | Low-power dissipation ⁽⁶⁾ | -40 | | 105 | |

When RESET is released, the functionality is guaranteed down to V_{PDRmax} or down to the specified V_{DDmin} when the PDR is OFF. The PDR can only be switched OFF though the PDR_ON pin that not available in all packages.

^{2.} This formula has to be applied on power supplies related to the I/O structure described by the pin definition table.

^{3.} At startup, the external V_{CORE} voltage must remain higher or equal to 1.10 V before disabling the internal regulator (LDO).

^{4.} This value corresponds to the maximum APB clock frequency when at least one peripheral is enabled.

The device junction temperature must be kept below maximum T_J indicated in *Table 13: Supply voltage and maximum temperature configuration* and the maximum temperature.

In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 7.5: Thermal characteristics).

| Power scale | V _{CORE} source | Max. T _J (°C) | Min. V _{DD} (V) | Min. V _{DDLDO} (V) |
|--------------|--------------------------|--------------------------|--------------------------|-----------------------------|
| VOS0 | LDO | 105 | 1.7 | 1.7 |
| VO30 | External (Bypass) | 103 | 1.62 | - |
| VOS1 | LDO | 125 | 1.62 | 1.62 |
| V031 | External (Bypass) | 123 | - | - |
| VOS2 or VOS3 | LDO | 125 | 1.62 | 1.62 |
| VO32 01 VO33 | External (bypass) | 125 | - | - |
| | LDO | 125 | 2 | 2 |
| SVOS4/SVOS5 | LDO | 105 | 1.62 | 1.62 |
| | External (Bypass) | 125 | 1.62 | - |

Table 13. Supply voltage and maximum temperature configuration

6.3.2 VCAP external capacitor

Stabilization for the main regulator is achieved by connecting an external capacitor C_{EXT} to the VCAP pin. C_{EXT} is specified in *Table 14*. Two external capacitors can be connected to VCAP pins.

ESR

C

R Leak

MS19044V2

Figure 12. External capacitor C_{EXT}

1. Legend: ESR is the equivalent series resistance.

Table 14. VCAP operating conditions⁽¹⁾

| Symbol | Parameter | Conditions |
|--------|-----------------------------------|--------------------------|
| CEXT | Capacitance of external capacitor | 2.2 µF ⁽²⁾⁽³⁾ |
| ESR | ESR of external capacitor | < 100 mΩ |

- 1. When bypassing the voltage regulator, the two 2.2 μ F V_{CAP} capacitors are not required and should be replaced by two 100 nF decoupling capacitors.
- 2. This value corresponds to CEXT typical value. A variation of \pm 20% is tolerated.
- 3. If a third VCAP pin is available on the package, it must be connected to the other VCAP pins but no additional capacitor is required.

6.3.3 Operating conditions at power-up / power-down

Subject to general operating conditions for T_A .

Table 15. Operating conditions at power-up / power-down (regulator ON)

| Symbol | Parameter | Min | Max | Unit |
|---------------------|-----------------------------------|-----|-----|-------|
| t | V _{DD} rise time rate | 0 | ∞ | |
| t _{VDD} | V _{DD} fall time rate | 10 | œ | |
| + | V _{DDA} rise time rate | 0 | œ | μs/V |
| t _{VDDA} | V _{DDA} fall time rate | 10 | ∞ | μ5/ ν |
| + | V _{DDUSB} rise time rate | 0 | ∞ | |
| [₹] VDDUSB | V _{DDUSB} fall time rate | 10 | ∞ | |

6.3.4 Embedded reset and power control block characteristics

The parameters given in *Table 16* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12: General operating conditions*.

Table 16. Reset and power control block characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--|---|----------------------------|------|-------|-------|------|
| t _{RSTTEMPO} ⁽¹⁾ | Reset temporization after BOR0 released | - | - | 377 | 550 | μs |
| | Power-on/power-down reset | Rising edge ⁽¹⁾ | 1.62 | 1.67 | 1.71 | |
| V _{POR/PDR} | threshold | Falling edge | 1.58 | 1.62 | 1.68 | |
| V | Brown-out reset threshold 1 | Rising edge | 2.04 | 2.10 | 2.15 | |
| V _{BOR1} | Brown-out reset threshold 1 | Falling edge | 1.95 | 2.00 | 2.06 | |
| V | Prown out reset threshold 2 | Rising edge | 2.34 | 2.41 | 2.47 | |
| V_{BOR2} | Brown-out reset threshold 2 | Falling edge | 2.25 | 2.31 | 2.37 | |
| V | Brown-out reset threshold 3 | Rising edge | 2.63 | 2.70 | 2.78 | |
| V _{BOR3} | Brown-out reset timeshold 3 | Falling edge | 2.54 | 2.61 | 2.68 | |
| V | Programmable Voltage | Rising edge | 1.90 | 1.96 | 2.01 | |
| V _{PVD0} | Detector threshold 0 | Falling edge | 1.81 | 1.86 | 1.91 | |
| | Programmable Voltage | Rising edge | 2.05 | 2.10 | 2.16 | ., |
| V _{PVD1} | Detector threshold 1 | Falling edge | 1.96 | 2.01 | 2.06 | V |
| | Programmable Voltage | Rising edge | 2.19 | 2.26 | 2.32 | |
| V _{PVD2} | Detector threshold 2 | Falling edge | 2.10 | 2.15 | 2.21 | |
| | Programmable Voltage | Rising edge | 2.35 | 2.41 | 2.47 | |
| V _{PVD3} | Detector threshold 3 | Falling edge | 2.25 | 2.31 | 2.37 | |
| | Programmable Voltage | Rising edge | 2.49 | 2.56 | 2.62 | |
| V_{PVD4} | Detector threshold 4 | Falling edge | 2.39 | 2.45 | 2.51 | |
| | Programmable Voltage | Rising edge | 2.64 | 2.71 | 2.78 | |
| V _{PVD5} | Detector threshold 5 | Falling edge | 2.55 | 2.61 | 2.68 | |
| | Programmable Voltage | Rising edge | 2.78 | 2.86 | 2.94 | |
| V _{PVD6} | Detector threshold 6 | Falling edge in Run mode | 2.69 | 2.76 | 2.83 | |
| V _{POR/PDR} | Hysteresis voltage for Power-on/power-down reset | Hysteresis in Run mode | - | 43.00 | - | mV |
| V _{hyst_BOR_PVD} | Hysteresis voltage for BOR | Hysteresis in Run mode | - | 100 | - | |
| I _{DD_BOR_PVD} ⁽¹⁾ | BOR and PVD consumption from V _{DD} | - | | | 0.630 | μA |
| I _{DD_POR_PVD} | POR and PVD consumption from V _{DD} | - | 0.8 | - | 1.200 | μΛ |



| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------|---|-----------------|------|------|------|------|
| V | Analog voltage detector for | Rising edge | 1.66 | 1.71 | 1.76 | |
| V _{AVM_0} | V _{DDA} threshold 0 | Falling edge | 1.56 | 1.61 | 1.66 | |
| V | Analog voltage detector for | Rising edge | 2.06 | 2.12 | 2.19 | |
| V _{AVM_1} | V _{DDA} threshold 1 | Falling edge | 1.96 | 2.02 | 2.08 | V |
| V | Analog voltage detector for | Rising edge | 2.42 | 2.50 | 2.58 | v |
| V _{AVM_2} | V _{DDA} threshold 2 | Falling edge | 2.35 | 2.42 | 2.49 | |
| V | Analog voltage detector for | Rising edge | 2.74 | 2.83 | 2.91 | |
| V _{AVM_3} | V _{DDA} threshold 3 | Falling edge | 2.64 | 2.72 | 2.80 | |
| V _{hyst_VDDA} | Hysteresis of V _{DDA} voltage detector | - | - | 100 | - | mV |
| I _{DD_PVM} | PVM consumption from V _{DD(1)} | - | - | - | 0.25 | μA |
| I _{DD_VDDA} | Voltage detector consumption on V _{DDA} ⁽¹⁾ | Resistor bridge | - | - | 2.5 | μA |

Table 16. Reset and power control block characteristics (continued)

Embedded reference voltage characteristics 6.3.5

The parameters given in *Table 17* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12: General operating* conditions.

Table 17. Embedded reference voltage

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------------------------|---|--|-------|-------|-------|--------|
| V _{REFINT} | Internal reference voltages | $-40^{\circ}\text{C} < \text{T}_{\text{J}} < \text{T}_{\text{Jmax}}$ | 1.180 | 1.216 | 1.255 | V |
| t _{S_vrefint} (1)(2) | ADC sampling time when reading the internal reference voltage | - | 4.3 | - | - | |
| t _{S_vbat} ⁽²⁾ | VBAT sampling time when reading the internal VBAT reference voltage | - | 9 | - | - | μs |
| t _{start_vrefint} (2) | Start time of reference voltage buffer when ADC is enable | - | - | - | 4.4 | |
| I _{refbuf} ⁽²⁾ | Reference Buffer consumption for ADC | V _{DD} = 3.3 V | 9 | 13.5 | 23 | μΑ |
| ΔV _{REFINT} ⁽²⁾ | Internal reference voltage spread over the temperature range | -40°C < T _J < T _{Jmax} | | 5 | 15 | mV |
| T _{coeff} ⁽²⁾ | Average temperature coefficient | Average temperature coefficient | - | 20 | 70 | ppm/°C |
| V _{DDcoeff} ⁽²⁾ | Average Voltage coefficient | 3.0 V < V _{DD} < 3.6 V | - | 10 | 1370 | ppm/V |

^{1.} Guaranteed by design.

| | Table III Elliber | adda roidroilda voitago (| ooniiiiao | ω, | | |
|--------------------------|-----------------------|---------------------------|-----------|-----|-----|--------------------------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
| V _{REFINT_DIV1} | 1/4 reference voltage | - | - | 25 | - | 2, |
| V _{REFINT_DIV2} | 1/2 reference voltage | - | - | 50 | - | % V _{REFINT} |
| V _{REFINT DIV3} | 3/4 reference voltage | - | - | 75 | - | INLFIINI |

Table 17. Embedded reference voltage (continued)

- 1. The shortest sampling time for the application can be determined by multiple iterations.
- 2. Guaranteed by design.
- 3. Guaranteed by design. and tested in production at 3.3 V.

Table 18. Internal reference voltage calibration values

| Symbol | Parameter | Memory address |
|------------------------|---|-----------------------|
| V _{REFIN_CAL} | Raw data acquired at temperature of 30 °C, V _{DDA} = 3.3 V | 1FF1 E860 - 1FF1 E861 |

6.3.6 Embedded USB regulator characteristics

The parameters given in *Table 19* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12: General operating conditions*.

Table 19. USB regulator characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------------|---|------------|-----|-----|-----|------|
| V _{REGOUTV33V} | Regulated output voltage | - | 3 | - | 3.6 | V |
| I _{OUT} | Output current load sinked by USB block | - | - | - | 20 | mA |
| T _{WKUP} | Wakeup time | - | - | 120 | 170 | us |

6.3.7 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 11: Current consumption measurement scheme*.

All the run-mode current consumption measurements given in this section are performed with a CoreMark code.

97/228

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode.
- All peripherals are disabled except when explicitly mentioned.
- The Flash memory access time is adjusted with the minimum wait states number, depending on the f_{ACLK} frequency (refer to the table "Number of wait states according to CPU clock (f_{rcc c ck}) frequency and V_{CORE} range" available in the reference manual).
- When the peripherals are enabled, the AHB clock frequency is the CPU frequency divided by 2 and the APB clock frequency is AHB clock frequency divided by 2.

The parameters given in the below tables are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 12: General operating conditions*.

Table 20. Typical and maximum current consumption in Run mode, code with data processing running from ITCM⁽¹⁾

| | | | | - | 9 | | | ax ⁽²⁾ | | | | | | | | | |
|-----------------|-------------------------|-------------|---------------------|--------------------------------|-------------|------------------------|---------------------------|----------------------------|----------------------------|------|-----|-----|-----|-----|-----|-----|--|
| Symbol | Parameter | Condition | ons | f _{rcc_c_ck} (MHz) | Тур | T _J = 25 °C | T _J = 85 °C | T _J = 105 °C | T _J = 125 °C | Unit | | | | | | | |
| | | | VOS0 ⁽³⁾ | 550 | 145 | 170 | 260 | 330 | - | | | | | | | | |
| | | | VO30.7 | 520 | 135 | 160 | 260 | 320 | - | | | | | | | | |
| | | | | 520 | 135 | 160 | 260 | 320 | - | | | | | | | | |
| | | | VOS0 | 480 | 125 | 150 | 250 | 310 | - | | | | | | | | |
| | | | VO30 | 450 | 115 | 150 | 240 | 300 | - | | | | | | | | |
| | | | | 400 | 105 | 130 | 230 | 290 | - | | | | | | | | |
| | | in | VOS1 | 400 | 90.5 | 110 | 170 | 220 | 280 | | | | | | | | |
| | periphera | | VU31 | 300 | 69.5 | 84 | 150 | 200 | 260 | | | | | | | | |
| | | | peripherals | peripherals | peripherals | peripherals | peripherals | peripherals | peripherals | | 300 | 63 | 74 | 130 | 170 | 220 | |
| | | | | | VOS2 | 280 | 58 | 69 | 120 | 160 | 210 | | | | | | |
| | | | VU32 | 216 | 45.5 | 56 | 110 | 150 | 200 | | | | | | | | |
| | | | | 200 | 42 | 53 | 110 | 140 | 200 | | | | | | | | |
| | Supply | | | | 170 | 32.5 | 40 | 80 | 110 | 160 | ^ | | | | | | |
| I _{DD} | current in Run mode | | | | | | | 168 | 32 | 40 | 79 | 110 | 160 | mA | | | |
| | | | VOS3 | 144 | 28 | 36 | 75 | 110 | 150 | | | | | | | | |
| | | | | | | | 60 | 13.5 | 21 | 61 | 90 | 140 | | | | | |
| | | | | 25 | 6.9 | 14 | 54 | 83 | 130 | | | | | | | | |
| | | | VOS0 | 550 | 215 | 250 | 360 | 430 | - | | | | | | | | |
| | | | (3) | 520 | 205 | 240 | 350 | 420 | - | | | | | | | | |
| | | | V000 | 520 | 205 | 240 | 350 | 420 | - | | | | | | | | |
| | All peripherals enabled | ΔII | VOS0 | 400 | 160 | 190 | 300 | 370 | - | | | | | | | | |
| | | peripherals | V004 | 400 | 135 | 160 | 230 | 290 | 360 | | | | | | | | |
| | | enabled | VOS1 | 300 | 105 | 130 | 200 | 250 | 330 | | | | | | | | |
| | | | VOS2 300 98 | | 95 | 110 | 170 | 210 | 280 | | | | | | | | |
| | | | VOS2 | 280 | 88 | 100 | 160 | 210 | 270 | | | | | | | | |
| | | | VOS3 | 170 | 49 | 58 | 110 | 140 | 190 | | | | | | | | |

^{1.} Data are in DTCM for best computation performance, the cache has no influence on consumption in this case.

^{2.} Guaranteed by characterization results, unless otherwise specified.

^{3.} CPU_FREQ_BOOST is enabled.

Table 21. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory, cache $\mathsf{ON}^{(1)}$

| | | | | | ,, ,, | | Ма | x ⁽²⁾ | | | | | | | | | | | | | | | |
|-----------------|-------------------------|-------------|---------------------|--------------------------------|-------|------------------------|---------------------------|----------------------------|----------------------------|------|-----|------|------|------|------|------|------|-----|----|-----|-----|-----|-----|
| Symbol | Parameter | Conditi | ons | f _{rcc_c_ck} (MHz) | Тур | T _J = 25 °C | T _J = 85 °C | T _J = 105 °C | T _J = 125 °C | Unit | | | | | | | | | | | | | |
| | | | VOS0 ⁽³⁾ | 550 | 145 | 170 | 270 | 330 | - | | | | | | | | | | | | | | |
| | | | VO30\ | 520 | 140 | 170 | 260 | 320 | - | | | | | | | | | | | | | | |
| | | | VOS0 | 520 | 140 | 170 | 260 | 320 | - | | | | | | | | | | | | | | |
| | | | VO30 | 400 | 110 | 140 | 230 | 290 | ı | | | | | | | | | | | | | | |
| | | | VOS1 | 400 | 92 | 110 | 180 | 220 | 290 | | | | | | | | | | | | | | |
| | | | V031 | 300 | 71 | 86 | 150 | 200 | 260 | | | | | | | | | | | | | | |
| | | | | 300 | 64 | 75 | 130 | 170 | 220 | | | | | | | | | | | | | | |
| | | All | | 280 | 59 | 70 | 120 | 160 | 210 | | | | | | | | | | | | | | |
| | | in Run 168 | 46.5 | - | - | - | - | | | | | | | | | | | | | | | | |
| | | | | | 200 | 42.5 | 53 | 110 | 140 | 200 | | | | | | | | | | | | | |
| | | | | 180 | 36 | 43 | 83 | 120 | 160 | | | | | | | | | | | | | | |
| | Supply | | | | | 170 | 33.5 | 41 | 81 | 110 | 160 | | | | | | | | | | | | |
| I _{DD} | current in Run | | | | | | | | | | | 168 | 33 | - | - | - | - | mA | | | | | |
| | mode | | VOS3 | 144 | 29 | - | - | - | - | | | | | | | | | | | | | | |
| | | | | | | 60 | 14 | - | - | - | - | | | | | | | | | | | | |
| | | | | 25 | 6.85 | - | - | - | - | | | | | | | | | | | | | | |
| | | | VOS0 | 550 | 220 | 250 | 360 | 430 | - | | | | | | | | | | | | | | |
| | | | (3) | 520 | 210 | 240 | 350 | 420 | - | | | | | | | | | | | | | | |
| | | | VOS0 | 520 | 210 | 240 | 350 | 420 | - | | | | | | | | | | | | | | |
| | | All | VOS0 | 400 | 160 | 190 | 300 | 370 | - | | | | | | | | | | | | | | |
| | All peripherals enabled | peripherals | V081 | 400 | 140 | 160 | 240 | 290 | 360 | | | | | | | | | | | | | | |
| | | enabled | VOS1 | 300 | 105 | 130 | 200 | 250 | 330 | | | | | | | | | | | | | | |
| | | | V062 | 300 | 96 | 110 | 170 | 210 | 280 | | | | | | | | | | | | | | |
| | | VOS2 | VOS2 | VOS2 | VOS2 | VOS2 | V | | | | | VOS2 | VOS2 | VOS2 | VOS2 | VOS2 | VOS2 | 280 | 89 | 110 | 160 | 210 | 270 |
| | | | VOS3 | 170 | 50 | 59 | 110 | 140 | 190 | | | | | | | | | | | | | | |

^{1.} Data are in DTCM for best computation performance, the cache has no influence on consumption in this case.

^{2.} Guaranteed by characterization results, unless otherwise specified.

^{3.} CPU_FREQ_BOOST is enabled.

Table 22. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory, cache $\mathsf{OFF}^{(1)}$

| Symbol | Parameter | Conditio | ns | f _{rcc_c_ck} (MHz) | Тур | Unit | | |
|-----------------|----------------------------|-------------------------|---------------------|--------------------------------|------------|------|------|--|
| | | | VOS0 ⁽²⁾ | 550 | 99 | | | |
| | | | VO30\ | 520 | 95 | | | |
| | | | VOS0 - | VO: | 520 | 95 | | |
| | | | VO30 | 400 | 76.5 | | | |
| | | All peripherals | | All peripherals disabled | VOS1 | 400 | 66.5 | |
| | | diodolod | VUS1 | 300 | 51.5 | | | |
| | | | | V062 | VOS2 300 4 | 47.5 | | |
| | Supply current in Run mode | | VU32 | 280 | 43.5 | | | |
| , | | | VOS3 | 170 | 24.5 | m Λ | | |
| I _{DD} | | | VOS0 ⁽²⁾ | 550 | 170 | mA | | |
| | | | | VUSU-7 | 520 | 165 | | |
| | | | VOCO | 520 | 165 | | | |
| | | | VOS0 | 400 | 130 | | | |
| | | All peripherals enabled | V/OC4 | 400 | 115 | | | |
| | | onabioa - | VOS1 | 300 | 87 | | | |
| | | | V000 | 300 | 79 | | | |
| | | | VOS2 | 280 | 73.5 | | | |
| | | | VOS3 | 170 | 41 | | | |

^{1.} Data are in DTCM for best computation performance, the cache has no influence on consumption in this case.

^{2.} CPU_FREQ_BOOST is enabled.

Table 23. Typical consumption in Run mode and corresponding performance versus code position

| Symbol | Parameter | Conditi | ions | f _{rcc_c_c_c k} | Coremark | Тур | Unit | I _{DD} / | Unit | |
|-----------------|-----------------------|--------------------------|-----------------|--------------------------|----------|------|------|-------------------|-------|--|
| Symbol | raiametei | Peripheral | Code | (MHz) | Coremark | тур | Oill | Coremark | Ollic | |
| | | | ITCM | 550 | 2777 | 145 | | 52.2 | | |
| | | All | FLASH | 550 | 2777 | 145 | | 52.2 | | |
| | periphera disabled | peripherals disabled, | AXI SRAM | 550 | 2777 | 145 | | 52.2 | | |
| | Supply | cache ON | SRAM 1 | 550 | 2777 | 150 | | 54.0 | μΑ/ | |
| I _{DD} | current in | current in | SRAM 4 | 550 | 2777 | 145 | mA | 52.2 | Core- | |
| | Run mode | | FLASH | 550 | 923 | 99 | | 107.3 | mark | |
| | | | All peripherals | AXI SRAM | 550 | 1271 | 105 | | 82.6 | |
| | | disabled cache OFF SRAM | SRAM 1 | 550 | 790 | 96.5 | | 122.2 | | |
| | | | SRAM 4 | 550 | 723 | 89.5 | | 123.8 | | |

Table 24. Typical current consumption in Autonomous mode

| Symbol | Parameter | Conditions | | Conditions | | f _{rcc_c_c k} (MHz) | Тур | Unit |
|-----------------|------------------------------------|---------------------------------|------|------------|-----|---------------------------------|-----|------|
| | Cumply ourrant in | Run, D1Stop, D2Stop | VOS3 | 64 | 3.6 | | | |
| I _{DD} | Supply current in Autonous mode | Run, D1Standby, D2Standby | VOS3 | 64 | 2.6 | mA | | |

Table 25. Typical current consumption in Sleep mode

| | | | | £ | | | Ма | ax ⁽¹⁾ | | |
|------------------------|------------|------------------------|------|--------------------------------|------|------------------------|---------------------------|----------------------------|----------------------------|------|
| Symbol | Parameter | Conditions | | f _{rcc_c_ck} (MHz) | Тур | T _J = 25 °C | T _J = 85 °C | T _J = 105 °C | T _J = 125 °C | Unit |
| | | | VOS0 | 550 | 36 | - | - | - | - | |
| | | (2) | 520 | 33.5 | 60 | 170 | 240 | - | | |
| | | | VOS0 | 520 | 33.5 | 60 | 170 | 240 | - | |
| | Supply | Supply All peripherals | 7000 | 400 | 27 | 52 | 160 | 230 | ı | |
| I _{DD(Sleep)} | current in | | VOS1 | 400 | 22.5 | 39 | 110 | 170 | 240 | mA |
| | Sleep mode | disabled | VO31 | 300 | 18.5 | 34 | 110 | 160 | 240 | |
| | | | VOS2 | 300 | 16.5 | 28 | 85 | 130 | 190 | |
| | | V 032 | 170 | 9.7 | 21 | 78 | 120 | 190 | | |
| | | VOS3 | 170 | 8.5 | 17 | 61 | 96 | 150 | | |

^{1.} Guaranteed by characterization results.

^{2.} CPU_FREQ_BOOST is enabled.

| | | rarameter Conditions | | | Max ⁽¹⁾ | | | | |
|------------------------|------------|--|-------|-------|------------------------|---------------------------|----------------------------|----------------------------|------|
| Symbol | Parameter | | | Тур | T _J = 25 °C | T _J = 85 °C | T _J = 105 °C | T _J = 125 °C | Unit |
| | | | SVOS5 | 0.52 | 3.7 | 26 | 44 | 72 | |
| | Supply | Flash memory in low power mode | SVOS4 | 0.81 | 6.1 | 39 | 64 | 110 | |
| 1 | current in | | SVOS3 | 1.15 | 8.6 | 51 | 82 | 130 | mA |
| I _{DD} (Stop) | DStop | Stop and DStop modes Flash memory in normal mode | SVOS5 | 0.535 | 3.7 | 26 | 44 | 72 | IIIA |
| | modes | | SVOS4 | 0.96 | 6.2 | 39 | 64 | 110 | |
| | | | SVOS3 | 1.45 | 8.8 | 51 | 83 | 130 | |

Table 26. Typical current consumption in Stop mode

Table 27. Typical current consumption in Standby mode

| | | Condit | ions | | Ту | p ⁽¹⁾ | Max at 3.6 V ⁽²⁾ | | | | | |
|------------------------------|--|----------------|----------------------------------|-----------|-------|------------------|-----------------------------|-------------------------|-----------------------|------------------------|-------------------------------|------|
| Symbol | Parameter | Backup SRAM | RTC and LSE ⁽³⁾ | 1.65 V | 2.4 V | 3 V | 3.3 V | T _J = 25 ° C | T _J = 85 ° | T _J = 105 ° | T _J = 125° C | Unit |
| I _{DD} (Standby) | Supply current in Standby mode, | OFF | OFF | 2.2 | 2.35 | 2.5 | 2.8 | - | - | - | - | |
| | | ON | OFF | 3.5 | 3.7 | 4 | 4.3 | - | - | - | 1 | |
| | | OFF | ON | 2.2 | 2.4 | 2.85 | 3.25 | 4.5 | 15 | 30 | 64 | μΑ |
| | IWDG OFF | ON | ON | 3.5 | 3.8 | 4.35 | 4.75 | 8.3 | 39 | 75 | 140 | |

These values are given for PDR OFF. When the PDR is ON, the typical current consumption is increased (refer to Table 16: Reset and power control block characteristics.

Table 28. Typical and maximum current consumption in V_{BAT} mode

| Sym- bol | Para- meter | Condi | tions | | 7 | ӯр | | M | lax at 3.6 V ⁽¹⁾⁽²⁾ | | |
|-----------------|--------------------------------------|-----------------|----------------------------------|-------|------|-------|-------|----------------------------|--------------------------------|--------------------------------|--------------------------------|
| | | Back-up SRAM | RTC and LSE ⁽³⁾ | 1.2 V | 2 V | 3 V | 3.3 V | T _J = 2 5 °C | T _J = 85 °C | T _J = 105 ° C | T _J = 125 ° C |
| | Supply current in VBAT mode | OFF | OFF | 0.008 | 0.01 | 0.025 | 0.05 | 0.3 | 3.1 | 7.4 | 18 |
| I _{DD} | | ON | OFF | 1.5 | 1.7 | 1.9 | 1.9 | 4 | 28 | 53 | 91 |
| (VBAT) | | OFF | ON | 0.4 | 0.5 | 0.75 | 0.8 | - | - | - | - |
| | | ON | ON | 1.8 | 2.1 | 2.8 | 3.2 | - | - | - | - |

^{1.} Guaranteed by characterization results.

- 2. The LDO regulator is used before switching to $\ensuremath{V_{BAT}}$ mode.
- 3. The LSE is in Low-drive mode.

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.



DS13314 Rev 2 103/228

^{1.} Guaranteed by characterization results.

^{2.} Guaranteed by characterization results.

^{3.} The LSE is in Low-drive mode.

I/O static current consumption

All the I/Os used as inputs with pull-up generate a current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 50: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

An additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid a current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption, the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDx} \times f_{SW} \times C_{I}$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DDx} is the MCU supply voltage

f_{SW} is the I/O switching frequency

 C_I is the total capacitance seen by the I/O pin: $C = C_{INI} + C_{EXT}$

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



6.3.8 Wakeup time from low-power modes

The wakeup times given in *Table 29* are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep modes: the wakeup event is WFE.
- WKUP (PC1) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and V_{DD} =3.3 V.

Table 29. Low-power mode wakeup timings

| Symbol | Parameter | Conditions | Typ ⁽¹⁾ | Max ⁽¹⁾ | Unit |
|--------------------------|-----------------------------|--|--------------------|--------------------|------------------------|
| t _{WUSLEEP} (3) | Wakeup from Sleep | - | 14.00 | 15.00 | CPU clock cycles |
| | | SVOS3, HSI, Flash memory in Normal mode | 4.6 | 6.2 | |
| | | SVOS3, HSI, Flash memory in low-power mode | | 17.4 | |
| | | SVOS4, HSI, Flash memory in Normal mode | | 21.1 | |
| | Wakeup from Stop mode | SVOS4, HSI, Flash memory in low-power mode | | 31.8 | |
| | | SVOS5, HSI, Flash memory in Normal mode | 39.1 | 52.6 | |
| 4 (3) | | SVOS5, HSI, Flash memory in low-power mode | 39.1 | 52.7 | |
| t _{WUSTOP} (3) | | SVOS3, CSI, Flash memory in Normal mode SVOS3, CSI, Flash memory in low power mode | | 41.6 | |
| | | | | 55.0 | μs |
| | | SVOS4, CSI, Flash memory in Normal mode | 41.0 | 55.4 | |
| | | SVOS4, CSI, Flash memory in low-power mode | 51.5 | 68.8 | |
| | | SVOS5, CSI, Flash memory in Normal mode | | 89.5 | |
| | | SVOS5, CSI, Flash memory in low-power mode | | 89.5 | |
| t _{WUSTDBY} (3) | Wakeup from Standby mode | - | 400.0 | 504.3 | |

- 1. Guaranteed by characterization results.
- 2. The maximum values have been measured at -40 °C, in worst conditions.
- 3. The wakeup times are measured from the wakeup event to the point in which the application code reads the first

6.3.9 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O.


The external clock signal has to respect the *Table 50: I/O static characteristics*. However, the recommended clock input waveform is shown in *Figure 13*.

Table 30. High-speed external user clock characteristics⁽¹⁾

| Symbol | Symbol Parameter | | Тур | Max | Unit |
|---|--------------------------------------|--------------------|-----|--------------------|------|
| f _{HSE_ext} | User external clock source frequency | 4 | 25 | 50 | MHz |
| V _{SW} (V _{HSEH} -V _{HSEL)} | OSC_IN amplitude | 0.7V _{DD} | - | V_{DD} | V |
| V _{DC} | OSC_IN input voltage | V_{SS} | - | 0.3V _{SS} | |
| t _{W(HSE)} | OSC_IN high or low time | 7 | - | - | ns |

^{1.} Guaranteed by design.





Low-speed external user clock generated from an external source


In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the *Table 50: I/O static characteristics*. However, the recommended clock input waveform is shown in *Figure 14*.

Table 31. Low-speed external user clock characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------|---------------------------------------|------------|---------------------|--------|---------------------|------|
| f _{LSE_ext} | User external clock source frequency | - | - | 32.768 | 1000 | kHz |
| V _{LSEH} | OSC32_IN input pin high level voltage | - | 0.7 V _{DD} | - | V _{DD} | V |
| V _{LSEL} | OSC32_IN input pin low level voltage | - | V _{SS} | - | 0.3 V _{DD} | V |
| t _{w(LSEH)} | OSC32_IN high or low time | - | 250 | - | - | ns |

^{1.} Guaranteed by design.

Figure 14. Low-speed external clock source AC timing diagram



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 50 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 32*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

| Symbol | Parameter | Operating conditions ⁽²⁾ | Min | Тур | Max | Unit |
|--------------------------------|-----------------------------|---|-----|------|-----|------|
| F | Oscillator frequency | - | 4 | - | 50 | MHz |
| R _F | Feedback resistor | - | - | 200 | - | kΩ |
| | | During startup ⁽³⁾ | - | - | 4 | |
| | HSE current consumption | V_{DD} =3 V, Rm=30 Ω C_L =10 pF at 4 MHz | - | 0.35 | - | İ |
| | | V_{DD} =3 V, Rm=30 Ω C_L =10 pF at 8 MHz | - | 0.40 | - | |
| I _{DD(HSE)} | | V_{DD} =3 V, Rm=30 Ω C_L =10 pF at 16 MHz | - | 0.45 | - | mA |
| | | V_{DD} =3 V, Rm=30 Ω C_L =10 pF at 32 MHz | - | 0.65 | - | |
| | | V_{DD} =3 V, Rm=30 Ω C_L =10 pF at 48 MHz | - | 0.95 | - | |
| Gm _{critmax} | Maximum critical crystal gm | Startup | - | - | 1.5 | mA/V |
| t _{SU} ⁽⁴⁾ | Start-up time | V _{DD} is stabilized | - | 2 | - | ms |

Table 32. 4-50 MHz HSE oscillator characteristics⁽¹⁾

- 1. Guaranteed by design.
- 2. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 3. This consumption level occurs during the first 2/3 of the $t_{SU(HSE)}$ startup time.
- 4. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typical), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 15*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . The PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note: For information on selecting the crystal, refer to application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.






Figure 15. Typical application with an 8 MHz crystal

R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 33*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 33. Low-speed external user clock characteristics⁽¹⁾
rameter Operating conditions⁽²⁾ Min Ty

| Symbol | Parameter | Operating conditions ⁽²⁾ | Min | Тур | Max | Unit |
|--------------------------------|-----------------------------|---|-----|--------|------|------|
| F | Oscillator frequency | - | - | 32.768 | - | kHz |
| | | LSEDRV[1:0] = 00, Low drive capability | - | 290 | - | |
| I _{DD} | LSE current | LSEDRV[1:0] = 01, Medium Low drive capability | - | 390 | - | nA |
| | consumption | LSEDRV[1:0] = 10, Medium high drive capability | - | 550 | - | IIA |
| | | LSEDRV[1:0] = 11, High drive capability | - | 900 | - | |
| | Maximum critical crystal gm | LSEDRV[1:0] = 00, Low drive capability | - | - | 0.5 | |
| Cm | | LSEDRV[1:0] = 01, Medium Low drive capability | - | - | 0.75 | μΑ/V |
| Gm _{critmax} | | LSEDRV[1:0] = 10, Medium high drive capability | - | - | 1.7 | μΑνν |
| | | LSEDRV[1:0] = 11, High drive capability | | - | 2.7 | |
| t _{SU} ⁽³⁾ | Startup time | VDD is stabilized | - | 2 | - | s |

Guaranteed by design.

t_{SU} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768k Hz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.



DS13314 Rev 2 109/228

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 16. Typical application with a 32.768 kHz crystal

1. An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

6.3.10 Internal clock source characteristics

The parameters given in *Table 34* to *Table 36* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12: General operating conditions*.

48 MHz high-speed internal RC oscillator (HSI48)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | |
|---------------------------------------|--|-------------------------------------|---------------------|--------|---------------------|------|--|
| f _{HSI48} | HSI48 frequency | V _{DD} =3.3 V, TJ=30 °C | 47.5 ⁽¹⁾ | 48 | 48.5 ⁽¹⁾ | MHz | |
| TRIM ⁽²⁾ | USER trimming step | - | - | 0.175 | 0.250 | % | |
| USER TRIM COVERAGE ⁽³⁾ | USER TRIMMING coverage | ± 32 steps | ±4.70 | ±5.6 | - | % | |
| DuCy(HSI48) ⁽²⁾ | Duty Cycle | - | 45 | - | 55 | % | |
| ACCHSI48_REL ⁽³⁾⁽⁴⁾ | Accuracy of the HSI48 oscillator over temperature (factory calibrated) | T _J =-40 to 125 °C | -4.5 | - | 3.5 | % | |
| $\Delta_{VDD}(HSI48)^{(2)(5)}$ | HSI48 oscillator frequency drift with | V _{DD} =3 to 3.6 V | - | 0.025 | 0.05 | % | |
| ΔΛDD(112140), | V _{DD} ⁽⁶⁾ (the reference is 3.3 V) | V _{DD} =1.62 V to 3.6 V | ı | 0.05 | 0.1 | 70 | |
| t _{su(HSI48)} (2) | HSI48 oscillator start-up time | - | ı | 2.1 | 4.0 | μs | |
| I _{DD(HSI48)} ⁽²⁾ | HSI48 oscillator power consumption | - | ı | 350 | 400 | μΑ | |
| N _T jitter ⁽²⁾ | Next transition jitter Accumulated jitter on 28 cycles ⁽⁷⁾ | - | ı | ± 0.15 | - | ns | |
| P _T jitter ⁽²⁾ | Paired transition jitter Accumulated jitter on 56 cycles ⁽⁷⁾ | - | - | ± 0.25 | - | ns | |

Table 34. HSI48 oscillator characteristics

- 1. Guaranteed by test in production.
- 2. Guaranteed by design.
- 3. Guaranteed by characterization results.
- 4. $\Delta f_{HSI} = ACCHSI48_{REL} + \Delta_{VDD}$.

Ty/

- 5. $\Delta f_{HSI} = ACCHSI48_REL + \Delta_{VDD}$.
- 6. These values are obtained by using the formula: (Freq(3.6 V) Freq(3.0 V)) / Freq(3.0 V) or (Freq(3.6 V) Freq(1.62 V)) / Freq(1.62 V).
- 7. Jitter measurements are performed without clock source activated in parallel.

64 MHz high-speed internal RC oscillator (HSI)

Table 35. HSI oscillator characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | |
|-------------------------|--|---|---------------------|-------|---------------------|------|--|
| f _{HSI} | HSI frequency | V _{DD} =3.3 V, T _J =30 °C | 63.7 ⁽²⁾ | 64 | 64.3 ⁽²⁾ | MHz | |
| | | Trimming is not a multiple of 32 | - | 0.24 | 0.32 | | |
| | | Trimming is 128, 256 and 384 | -5.2 | -1.8 | - | | |
| TRIM | HSI user trimming step | Trimming is 64, 192, 320 and 448 | -1.4 | -0.8 | - | % | |
| | | Other trimming are a multiple of 32 (not including multiple of 64 and 128) | -0.6 | -0.25 | - | | |
| DuCy(HSI) | Duty cycle | - | 45 | - | 55 | % | |
| Δ _{VDD (HSI)} | HSI oscillator frequency drift over V _{DD} (the reference is 3.3 V) | V _{DD} =1.62 to 3.6 V | -0.12 | - | 0.03 | % | |
| | HSI oscillator frequency drift over | T _J =-20 to 105 °C | -1 ⁽³⁾ | - | 1 ⁽³⁾ | 21 | |
| $\Delta_{TEMP(HSI)}$ | temperature (the reference is 64 MHz) | T _J =-40 to T _J max °C | -2 ⁽³⁾ | - | 1 ⁽³⁾ | % | |
| t _{su} (HSI) | HSI oscillator start-up time | - | - | 1.4 | 2 | | |
| + (UQI) | HSI oscillator stabilization time | at 1% of target frequency | - | 4 | 8 | μs | |
| t _{stab} (HSI) | THO OSCINATOR STADINZATION TIME | at 5% of target frequency | - | - | 4 | | |
| I _{DD} (HSI) | HSI oscillator power consumption | - | - | 300 | 400 | μΑ | |

- 1. Guaranteed by design unless otherwise specified.
- 2. Guaranteed by test in production.
- 3. Guaranteed by characterization results.

111/228

4 MHz low-power internal RC oscillator (CSI)

Table 36. CSI oscillator characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------------|--|--|---------------------|-------|---------------------|-------|
| f _{CSI} | CSI frequency | V _{DD} =3.3 V, T _J =30 °C | 3.96 ⁽²⁾ | 4 | 4.04 ⁽²⁾ | MHz |
| | | Trimming is not a multiple of 16 | - | 0.40 | 0.75 | |
| TRIM | CSI trimming step | Trimming is a multiple of 32 | -4.75 | -2.75 | 0.75 | % |
| | G I | Other trimming values not multiple of 16 (excluding multiple of 32) | -0.43 | 0.00 | 0.75 | |
| DuCy(CSI) | Duty cycle | - | 45 | - | 55 | % |
| A (CCI) | CSI oscillator frequency drift over | T _J = 0 to 85 °C | -3.7 ⁽³⁾ | - | 4.5 ⁽³⁾ | % |
| Δ _{TEMP} (CSI) | temperature | $T_J = -40 \text{ to } 125 ^{\circ}\text{C}$ | -11 ⁽³⁾ | - | 7.5 ⁽³⁾ | 70 |
| Δ _{VDD} (CSI) | CSI oscillator frequency drift over V_{DD} | V _{DD} = 1.62 to 3.6 V | -0.06 | - | 0.06 | % |
| t _{su(CSI)} | CSI oscillator startup time | - | - | 1 | 2 | μs |
| t _{stab(CSI)} | CSI oscillator stabilization time (to reach ± 3% of f _{CSI}) | - | - | - | 4 | cycle |
| I _{DD(CSI)} | CSI oscillator power consumption | - | - | 23 | 30 | μA |

^{1.} Guaranteed by design, unless otherwise specified.

Low-speed internal (LSI) RC oscillator

Table 37. LSI oscillator characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | |
|-------------------------------------|---|--|----------------------|-----|---------------------|------|--|
| | | V _{DD} = 3.3 V, T _J = 25 °C | 31.4 ⁽¹⁾ | 32 | 32.6 ⁽¹⁾ | | |
| f _{LSI} | f _{LSI} LSI frequency | $T_J = -40 \text{ to } 110 ^{\circ}\text{C},$ $V_{DD} = 1.62 \text{ to } 3.6 \text{ V}$ | 29.76 ⁽²⁾ | - | 33.6 ⁽²⁾ | kHz | |
| | | $T_J = -40 \text{ to } 125 \text{ °C},$ $V_{DD} = 1.62 \text{ to } 3.6 \text{ V}$ | 29.4 ⁽²⁾ | - | 33.6 ⁽²⁾ | | |
| t _{su(LSI)} ⁽³⁾ | LSI oscillator startup time | - | - | 80 | 130 | | |
| t _{stab(LSI)} (3) | LSI oscillator stabilization time (5% of final value) | - | - | 120 | 170 | μs | |
| I _{DD(LSI)} ⁽³⁾ | LSI oscillator power consumption | - | - | 130 | 280 | nA | |

^{1.} Guaranteed by test in production.

^{2.} Guaranteed by test in production.

^{3.} Guaranteed by characterization results.

^{2.} Guaranteed by characterization results.

^{3.} Guaranteed by design.

6.3.11 PLL characteristics

The parameters given in *Table 38*, *Table 41* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 12: General operating conditions*.

Table 38. PLL1 characteristics (wide VCO frequency range)⁽¹⁾

| Symbol | Parameter | Condition | ons | Min | Тур | Max | Unit | |
|------------------------|--------------------------------------|--|-----------------------------------|--------|------|--------------------|------|----|
| f | PLL input clock | - | | 2 | - | 16 | MHz | |
| f _{PLL_IN} | PLL input clock duty cycle | - | | 10 | - | 90 | % | |
| | | VOSC |) | 1.5 | - | 550 ⁽²⁾ | | |
| f _{PLL_P_OUT} | PLL multiplier output clock P | VOS | 1 | 1.5 | - | 400 ⁽²⁾ | | |
| 'PLL_P_001 | T LE maniphor output dioux i | VOS2 | | 1.5 | - | 300 ⁽²⁾ | MHz | |
| | | VOS | 3 | 1.5 | - | 170 ⁽²⁾ | | |
| f _{VCO_OUT} | PLL VCO output | - | | 192 | - | 836 ⁽³⁾ | | |
| | | Normal mode | | 15 | 50 | 150 ⁽³⁾ | | |
| t _{LOCK} | PLL lock time | Sigma-delta mode (CKIN ≥ 8 MHz) | Olgina-della mode (Oltin = 25 | 8 MHz) | | | 170 | μs |
| | | | f _{VCO_OUT} = 192 MHz | - | 51 | - | | |
| | Cycle-to-cycle jitter ⁽⁴⁾ | f _{PLL_OUT} = f _{VCO_OUT} /100 | f _{VCO_OUT} = 400 MHz | - | 19 | ı | | |
| | | | f _{VCO_OUT} = 560 MHz | - | 10 | - | | |
| | | | f _{VCO_OUT} = 800 MHz | - | 9 | - | | |
| | Period jitter | | f _{VCO_OUT} = 192 MHz | - | 38 | - | | |
| | | | f _{VCO_OUT} = 560 MHz | - | 8 | ı | | |
| Jitter | | | f _{VCO_OUT} = 800 MHz | - | 7 | i | ps | |
| | | | f _{VCO_OUT} = 192 MHz | - | 0.15 | ı | | |
| | | Normal mode (CKIN = 2 MHz) | f _{VCO_OUT} = 400 MHz | - | 0.14 | ı | | |
| | Long term jitter | | f _{VCO_OUT} = 832 MHz | - | 0.16 | ı | | |
| | Long term juter | | f _{VCO_OUT} = 192 MHz | - | 0.17 | - | | |
| | | Sigma-delta mode (CKIN = 16 MHz) | f _{VCO_OUT} = 500 MHz | - | 0.08 | - | | |
| | | , | f _{VCO_OUT} = 836 MHz | - | 0.06 | - | | |

113/228

Table 38. PLL1 characteristics (wide VCO frequency range)⁽¹⁾ (continued)

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|----------------------|-----------------------|-----------------------------------|-------------------|------|------|------|------|
| | PLL power consumption | f _{VCO_OUT} = 560 MHz | V_{DDA} | 530 | 557 | 670 | |
| I | | | V _{CORE} | 1190 | 1285 | 6300 | μA |
| ^I DD(PLL) | | f _{VCO_OUT} = 192 MHz | V_{DDA} | 260 | 286 | 513 | μΛ |
| | | | V _{CORE} | 309 | 377 | 5700 | |

- 1. Guaranteed by design unless otherwise specified.
- 2. This value must be limited to the maximum frequency due to the product limitation.
- 3. Guaranteed by characterization results.
- 4. Integer mode only.

Table 39. PLL1 characteristics (medium VCO frequency range)⁽¹⁾

| Symbol | Parameter | Cond | itions | Min | Тур | Max | Unit |
|----------------------|--|-----------------------------------|-----------------------------------|------|-------------------|--------------------|-------|
| , | PLL input clock | | - | 1 | - | 2 | MHz |
| f _{PLL_IN} | PLL input clock duty cycle | | - | 10 | - | 90 | % |
| | | VC | VOS0 | | - | 210 | |
| f | PLL multiplier output clock P, Q, R | VC |)S1 | 1.17 | - | 210 | |
| f _{PLL_OUT} | PLL multiplier output clock P, Q, K | VC |)S2 | 1.17 | - | 210 | MHz |
| | | VC |)S3 | 1.17 | - | 200 | |
| f _{VCO_OUT} | PLL VCO output | | - | 150 | - | 420 | |
| + | PLL lock time | Norma | l mode | - | 60 ⁽²⁾ | 100 ⁽²⁾ | 116 |
| t _{LOCK} | FLL IOCK (IIIIe | Sigma-delta mode forbidden | | | μs | | |
| | Cycle-to-cycle jitter ⁽³⁾ - | f _{VCO_OUT} = 150 MHz | - | 145 | - | | |
| | | - | f _{VCO_OUT} = 300 MHz | - | 91 | - | ±nc. |
| | | | f _{VCO_OUT} = 400 MHz | - | 64 | - | + ±ps |
| Jitter | | | f _{VCO_OUT} = 420 MHz | - | 63 | - | |
| | Period jitter | f _{PLL_OUT} = | f _{VCO_OUT} = 150 MHz | - | 55 | - | ± no |
| | renou jiller | 50 MHz | f _{VCO_OUT} = 400 MHz | - | 30 | - | ±-ps |
| | Long term jitter | Normal mode | f _{VCO_OUT} = 400 MHz | - | ±0.3 | - | % |
| | | f _{VCO_OUT} = | VDD | - | 440 | 1150 | |
| I/DLL\ | DLL nower consumption on \/ | 420 MHz | VCORE | - | 530 | - | 1 |
| I(PLL) | PLL power consumption on V _{DD} | f _{VCO_OUT} = | VDD | - | 180 | 500 | μA |
| | | 150 MHz | VCORE | - | 200 | - | |

- 1. Guaranteed by design unless otherwise specified.
- 2. Guaranteed by characterization results.
- 3. Integer mode only.

Table 40. PLL2 and PLL3 characteristics (wide VCO frequency range)⁽¹⁾

| Symbol | Parameter | Cond | itions | Min | Тур | Max | Unit |
|-------------------------------------|--------------------------------------|--|-----------------------------------|-----|------|--------------------|------|
| f | PLL input clock | - | - | 2 | - | 16 | MHz |
| f _{PLL_IN} | PLL input clock duty cycle | - | - | 10 | - | 90 | % |
| | | VO |)S0 | 1.5 | - | 550 ⁽²⁾ | |
| £ | PLL multiplier output clock P, | VO |)S1 | 1.5 | - | 400 ⁽²⁾ | |
| f _{PLL_OUT} | Q, R | VO |)S2 | 1.5 | - | 300 ⁽²⁾ | MHz |
| | | VO |)S3 | 1.5 | - | 170 ⁽²⁾ | |
| f _{VCO_OUT} | PLL VCO output | - | - | 192 | - | 960 ⁽³⁾ | |
| | | Norma | I mode | - | 50 | 150 ⁽³⁾ | |
| t _{LOCK} | PLL lock time | Sigma-delta r ≥ 8 M | mode (f _{PLL_IN} MHz) | - | 58 | 166 ⁽³⁾ | μs |
| | | f _{VCO_OUT} = | = 192 MHz | - | 134 | - | |
| | Cycle to evelo iitter(4) | f _{VCO_OUT} = 200 MHz | | - | 134 | - | ±ps |
| | Cycle-to-cycle jitter ⁽⁴⁾ | f _{VCO_OUT} = 400 MHz | | - | 76 | - | |
| | | f _{VCO_OUT} = | = 800 MHz | - | 39 | - | |
| | | Normal mode (f _{PLL_IN} = 2 MHz) | f _{VCO_OUT} = 560 MHz | - | ±0.2 | - | |
| Jitter | | Normal mode (f _{PLL_IN} = 16 MHz) | f _{VCO_OUT} = 560 MHz | - | ±0.8 | - | % |
| | Long term jitter | Sigma-delta mode (f _{PLL_IN} = 2 MHz) | f _{VCO_OUT} = 560 MHz | - | ±0.2 | - | 76 |
| | | Sigma-delta mode (f _{PLL_IN} = 16 MHz) | f _{VCO_OUT} = 560 MHz | - | ±0.8 | - | |
| | | f _{VCO_OUT} = | V_{DD} | - | 590 | 1500 | |
| (3) | PLL power consumption | 836 MHz | V _{CORE} | - | 720 | - | ^ |
| I _{DD(PLL)} ⁽³⁾ | FEE power consumption | f _{VCO_OUT} = | V_{DD} | - | 180 | 600 | μΑ |
| | | 192 MHz | V _{CORE} | 1 | 280 | - | |

^{1.} Guaranteed by design unless otherwise specified.

^{2.} This value must be limited to the maximum frequency due to the product limitation.

- 3. Guaranteed by characterization results.
- 4. Integer mode only.

Table 41. PLL2 and PLL3 characteristics (medium VCO frequency range)⁽¹⁾

| Symbol | Parameter | Cond | ditions | Min | Тур | Max | Unit |
|----------------------|--------------------------------------|----------------------------------|-----------------------------------|-----------|------|--------------------|------|
| f | PLL input clock | | - | 1 | - | 2 | MHz |
| f _{PLL_IN} | PLL input clock duty cycle | | - | 10 | - | 90 | % |
| | | VOS0 | | 1.17 | - | 210 | MHz |
| £ | PLL multiplier output clock | VOS1 | | 1.17 | - | 210 | - |
| f _{PLL_OUT} | P, Q, R | V | OS2 | 1.17 | - | 210 | - |
| | | V | OS3 | 1.17 | - | 200 | - |
| f _{VCO_OUT} | PLL VCO output | - | | 150 | - | 420 | - |
| | PLL lock time | Norma | al mode | - | 60 | 100 ⁽²⁾ | |
| t _{LOCK} | PLL lock time | Sigma-delta mode | | forbidden | | | μs |
| | | f _{VCO_OUT} = 150 MHz | | - | 145 | - | |
| | Cycle-to-cycle jitter ⁽³⁾ | f _{VCO_OUT} = 200 MHz | | - | 91 | - | ±20 |
| | | f _{VCO_OUT} = 400 MHz | | - | 64 | - | ±ps |
| | | f _{VCO_OUT} = 420 MHz | | - | 63 | - | |
| Jitter | Period jitter | f _{PLL_OUT} = 50 MHz | f _{VCO_OUT} = 150 MHz | - | 55 | - | ±ps |
| | - | f _{VCO_OUT} | = 400 MHz | - | 30 | - | - |
| | Long term jitter | Normal mode | f _{VCO_OUT} = 400 MHz | - | ±0.3 | - | % |
| | | f _{VCO OUT} = | V _{DD} | - | 440 | 1150 | |
| | PLL power consumption on | 420 MHz | V _{CORE} | - | 530 | - | ^ |
| I _{DD(PLL)} | V_{DD} | f _{VCO_OUT} = | V_{DD} | - | 180 | 500 | μA |
| | | 150 MHz | V _{CORE} | - | 200 | - | |

^{1.} Guaranteed by design unless otherwise specified.

^{2.} Guaranteed by characterization results.

^{3.} Integer mode only.

6.3.12 Memory characteristics

Flash memory

The characteristics are given at T_J = -40 to 125 $^{\circ}$ C unless otherwise specified.

The devices are shipped to customers with the Flash memory erased.

Table 42. Flash memory characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------------|---------------------------|---------------------------|-----|------|-----|------|
| | | Write / Erase 8-bit mode | - | 6.5 | - | |
| I _{DD} Supply current | Supply ourrent | Write / Erase 16-bit mode | - | 11.5 | - | mΛ |
| | Write / Erase 32-bit mode | - | 20 | - | mA | |
| | Write / Erase 64-bit mode | - | 35 | - | | |

Table 43. Flash memory programming

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Тур | Max ⁽¹⁾ | Unit |
|--------------------|----------------------------------|--------------------------------|--------------------|-----|--------------------|------|
| | | Program/erase parallelism x 8 | - | 290 | 580 ⁽²⁾ | |
| + | Word (266 bits) programming time | Program/erase parallelism x 16 | - | 180 | 360 | 116 |
| t _{prog} | | Program/erase parallelism x 32 | - | 130 | 260 | μs |
| | | Program/erase parallelism x 64 | - | 100 | 200 | |
| | | Program/erase parallelism x 8 | - | 2 | 4 | |
| t _{ERASE} | Sector (128 Kbytes) erase time | Program/erase parallelism x 16 | - | 1.8 | 3.6 | |
| | | Program/erase parallelism x 32 | - | | | |
| | M (4 Mb-4-) | Program/erase parallelism x 8 | - | 3 | 26 | s |
| 4 | | Program/erase parallelism x 16 | - | 8 | 16 | |
| t _{ME} | Mass erase time (1 Mbyte) | Program/erase parallelism x 32 | - | 6 | 12 | |
| | | Program/erase parallelism x 64 | - | 5 | 10 | |
| | | Program parallelism x 8 | | | | |
| \ \ \/ | Drogramming voltage | Program parallelism x 16 | 1.62 | - | 3.6 | V |
| V _{prog} | Programming voltage | Program parallelism x 32 | | | | V |
| | | Program parallelism x 64 | 1.8 | - | 3.6 | |

^{1.} Guaranteed by characterization results.

Table 44. Flash memory endurance and data retention

| Symbol | Parameter | Conditions | Min ⁽¹⁾ | Unit |
|------------------|----------------|---|--------------------|---------|
| N_{END} | Endurance | $T_{J} = -40 \text{ to } +125 ^{\circ}\text{C}$ | 10 | kcycles |
| + | Data retention | 1 kcycle at T _A = 85 °C | 30 | Years |
| ^T RET | | 10 kcycles at T _A = 55 °C | 20 | Icais |



^{2.} The maximum programming time is measured after 10K erase operations.

1. Guaranteed by characterization results.

6.3.13 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 45*. They are based on the EMS levels and classes defined in application note AN1709 "*EMC design guide for STM8, STM32 and Legacy MCUs*".

| Symbol | Parameter | Conditions | Level/ Class |
|-------------------|---|---|-----------------|
| V _{FESD} | Voltage limits to be applied on any I/O pin to induce a functional disturbance | V_{DD} = 3.3 V, T_{A} = 25 °C, LQFP176, conforming to IEC 61000-4-2 | 3B |
| V _{FTB} | Fast transient voltage burst limits to be applied through 100 pF on $V_{\rm DD}$ and $V_{\rm SS}$ pins to induce a functional disturbance | V_{DD} = 3.3 V, T_{A} = 25 °C, LQFP176, conforming to IEC 61000-4-4 | 5A |

Table 45. EMS characteristics

As a consequence, it is recommended to add a serial resistor (1 $k\Omega$) located as close as possible to the MCU to the pins exposed to noise (connected to tracks longer than 50 mm on PCB).

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015 "Software techniques for improving microcontrollers EMC performance").

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

| | | | _ | | |
|------------------|------------|--|--------------------------|---|------|
| Symbol | Parameter | Conditions | Monitored frequency band | Max vs. [f _{HSE} /f _{CPU}] 8/550 MHz | Unit |
| | | | 0.1 to 30 MHz | 14 | |
| | | | 30 to 130 MHz | 20 | 4D\/ |
| S _{EMI} | Peak level | V _{DD} = 3.6 V, T _A = 25 °C, LQFP176 package, conforming to IEC61967-2 | 130 MHz to 1 GHz | 27 | dΒμV |
| | | 555 | 1 GHz to 2 GHz | 17 | |
| | | | EMI Level | 4 | - |

Table 46. EMI characteristics

6.3.14 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse) are applied to the pins of each sample according to each pin combination. This test conforms to the ANSI/ESDA/JEDEC JS-001 and ANSI/ESDA/JEDEC JS-002 standards.

| Table 47. EOD absolute maximum ratings | | | | | | | | | |
|--|--|--|----------------------------|-------|---------------------------------|------|--|--|--|
| Symbol | Ratings | Conditions | Packages | Class | Maximum value ⁽¹⁾ | Unit | | | |
| V _{ESD(HBM)} | Electrostatic discharge voltage (human body model) | T _A = 25 °C conforming to ANSI/ESDA/JEDEC JS-001 | All packages | 2 | 2000 | | | | |
| V | Electrostatic discharge voltage (charge device | T _A = +25 °C conforming to | All LQFP packages | C1 | 250 | ٧ | | | |
| V _{ESD(CDM)} | model) | ANSI/ESDA/JEDEC JS-002 | All BGA and WLCSP packages | C2a | 500 | | | | |

Table 47. ESD absolute maximum ratings

1. Guaranteed by characterization results.



DS13314 Rev 2 119/228

Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with JESD78 IC latchup standard.

Table 48. Electrical sensitivities

| Symbol | Parameter | Conditions | Class |
|--------|----------------------|---|------------|
| LU | Static latchup class | Conforming to JESD78, $T_J = T_{JMax}$ | II level A |

6.3.15 I/O current injection characteristics

As a general rule, a current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3.3 V-capable I/O pins) should be avoided during the normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when an abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during the device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \,\mu\text{A}/+0 \,\mu\text{A}$ range), or other functional failure (for example reset, oscillator frequency deviation).

The following tables are the compilation of the SIC1/SIC2 and functional ESD results.

Negative induced A negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

Table 49. I/O current injection susceptibility⁽¹⁾

| | | Functional s | | |
|------------------|---|--------------------|--------------------|------|
| Symbol | Description | Negative injection | Positive injection | Unit |
| | PA12, PE8 | 5 | 0 | |
| | PC4, PE12, PF15, PH0 | 0 | NA | |
| I _{INJ} | PA0, PA0_C, PA1, PA1_C, PC2, PC2_C, PC3, PC3_C, PA4, PA5, PE7, PG1, PH4, PH5, BOOT0 | 0 | 0 | mA |
| | All other I/Os | 5 | NA | |

^{1.} Guaranteed by characterization results.

6.3.16 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 50: I/O static characteristics* are derived from tests performed under the conditions summarized in *Table 12: General operating conditions*. All I/Os are CMOS and TTL compliant (except for BOOT0).

Note:

For information on GPIO configuration, refer to application note AN4899 "STM32 GPIO configuration for hardware settings and low-power consumption" available from the ST website www.st.com.

Table 50. I/O static characteristics

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|----------------------------------|---|---|--|-----|-----------------------------------|------|
| | I/O input low level voltage except BOOT0 | | - | - | 0.3V _{DD} ⁽¹⁾ | |
| V _{IL} | I/O input low level voltage except BOOT0 | 1.62 V <v<sub>DD<3.6 V</v<sub> | - | - | 0.4V _{DD} =0.1 | V |
| | BOOT0 I/O input low level voltage | | - | - | 0.19V _{DD} +0.1 | |
| | I/O input high level voltage except BOOT0 | | 0.7V _{DD} ⁽¹⁾ | - | - | |
| V _{IH} | I/O input high level voltage except BOOT0 | 1.62 V <v<sub>DD<3.6 V</v<sub> | 0.47V _{DD} + 0.25 ⁽²⁾ | - | - | V |
| | BOOT0 I/O input high level voltage | | 0.17V _{DD} + 0.6 ⁽²⁾ | - | - | |
| V _{HYS} ⁽²⁾ | TT_xx, FT_xxx and NRST I/O input hysteresis | 1.62 V< V _{DD} <3.6 V | - | 250 | - | mV |
| | BOOT0 I/O input hysteresis | | - | 200 | - | |
| | | $0 < V_{IN} \le Max(V_{DDXXX})^{(8)}$ | - | - | +/-250 | |
| | FT_xx Input leakage current ⁽²⁾ | $Max(V_{DDXXX}) < V_{IN} \le 5.5 \text{ V}$ | - | - | 1500 | |
| | | $0 < V_{IN} \le Max(V_{DDXXX})^{(8)}$ | - | - | +/- 350 | |
| I _{leak} ⁽³⁾ | FT_u IO | $Max(V_{DDXXX}) < V_{IN} \le 5.5 \text{ V}$ | - | - | 5000 ⁽⁶⁾ | nA |
| | TT_xx Input leakage current | $0 < V_{IN} \le Max(V_{DDXXX})^{(8)}$ | - | - | +/-250 | |
| | VPP (BOOT0 alternate | 0< V _{IN} ≤ V _{DD} | - | - | 15 | |
| | function) | V _{DD} < V _{IN} ≤ 9 V | | | 35 | |
| R _{PU} | Weak pull-up equivalent resistor ⁽⁷⁾ | V _{IN} =V _{SS} | 30 | 40 | 50 | kΩ |
| R _{PD} | Weak pull-down equivalent resistor ⁽⁷⁾ | V _{IN} =V _{DD} ⁽⁸⁾ | 30 | 40 | 50 | K12 |
| C _{IO} | I/O pin capacitance | - | - | 5 | - | pF |

^{1.} Compliant with CMOS requirements.

^{2.} Guaranteed by design.



DS13314 Rev 2 121/228

This parameter represents the pad leakage of the I/O itself. The total product pad leakage is provided by the following formula: $I_{Total_Ileak_max} = 10 \mu A + [number of I/Os where V_{IN}]$ is applied on the pad] x $I_{lkg(Max)}$.

- 4. All FT_xx IO except FT_lu, FT_u and PC3.
- 5. V_{IN} must be less than Max(VDDXXX) + 3.6 V.
- To sustain a voltage higher than MIN(V_{DD}, V_{DDA}, V_{DD33USB}) +0.3 V, the internal pull-up and pull-down resistors must be
- 7. The pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).
- 8. Max(VDDXXX) is the maximum value of all the I/O supplies.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in Figure 17.




Figure 17. V_{IL}/V_{IH} for all I/Os except BOOT0

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ±8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OI}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2. In particular:

- The sum of the currents sourced by all the I/Os on V_{DD.} plus the maximum Run consumption of the MCU sourced on V_{DD} cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 10*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 10*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 51: Output voltage characteristics* for all I/Os except PC13, PC14 and PC15 and *Table 52: Output voltage characteristics* for PC13, PC14 and PC15 are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12: General operating conditions*. All I/Os are CMOS and TTL compliant.

Table 51. Output voltage characteristics for all I/Os except PC13, PC14 and PC15⁽¹⁾

| Symbol | Parameter | Conditions ⁽³⁾ | Min | Max | Unit |
|-----------------------------------|-------------------------------------|--|----------------------|-----|------|
| V _{OL} | Output low level voltage | CMOS port ⁽²⁾ $I_{IO} = 8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ | - | 0.4 | |
| V _{OH} | Output high level voltage | CMOS port ⁽²⁾ $I_{IO} = -8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ | V _{DD} -0.4 | - | |
| V _{OL} ⁽³⁾ | Output low level voltage | TTL port ⁽²⁾ $I_{IO} = 8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ | - | 0.4 | |
| V _{OH} ⁽³⁾ | Output high level voltage | TTL port ⁽²⁾ $I_{IO} = -8 \text{ mA}$ $2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$ | 2.4 | - | |
| V _{OL} ⁽³⁾ | Output low level voltage | I _{IO} = 20 mA 2.7 V≤ V _{DD} ≤3.6 V | - | 1.3 | V |
| V _{OH} ⁽³⁾ | Output high level voltage | I _{IO} = −20 mA 2.7 V≤ V _{DD} ≤3.6 V | V _{DD} -1.3 | - | |
| V _{OL} ⁽³⁾ | Output low level voltage | I _{IO} = 4 mA 1.62 V≤ V _{DD} ≤3.6 V | - | 0.4 | |
| V _{OH} ⁽³⁾ | Output high level voltage | I _{IO} = -4 mA 1.62 V≤V _{DD} <3.6 V | V _{DD} 0.4 | - | |
| V (3) | Output low level voltage for an FTf | I _{IO} = 20 mA 2.3 V≤ V _{DD} ≤3.6 V | - | 0.4 | |
| V _{OLFM+} ⁽³⁾ | I/O pin in FM+ mode | I _{IO} = 10 mA 1.62 V≤ V _{DD} ≤3.6 V | - | 0.4 | |

The IIO current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 9:
 Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣIIO.



^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} Guaranteed by design.

Table 52. Output voltage characteristics for PC13, PC14 and PC15⁽¹⁾

| Symbol | Parameter | Conditions ⁽³⁾ | Min | Max | Unit |
|--------------------------------|---------------------------|--|----------------------|-----|------|
| V _{OL} | Output low level voltage | CMOS port ⁽²⁾ $I_{IO} = 3 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ | - | 0.4 | |
| V _{OH} | Output high level voltage | CMOS port ⁽²⁾ $I_{IO} = -3 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ | V _{DD} −0.4 | - | |
| V _{OL} ⁽³⁾ | Output low level voltage | TTL port ⁽²⁾ $I_{IO} = 3 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ | - | 0.4 | V |
| V _{OH} ⁽²⁾ | Output high level voltage | TTL port ⁽²⁾ $I_{IO} = -3 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ | 2.4 | - | |
| V _{OL} ⁽²⁾ | Output low level voltage | I _{IO} = 1.5 mA 1.62 V≤ V _{DD} ≤3.6 V | - | 0.4 | |
| V _{OH} ⁽²⁾ | Output high level voltage | $I_{IO} = -1.5 \text{ mA}$ 1.62 V≤ V _{DD} ≤3.6 V | V _{DD} -0.4 | - | |

The IIO current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 9:
 Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣIIO.

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} Guaranteed by design.

Output buffer timing characteristics (HSLV option disabled)

The HSLV bit of SYSCFG_CCCSR register can be used to optimize the I/O speed when the product voltage is below 2.7 V.

Table 53. Output timing characteristics (HSLV OFF)⁽¹⁾

| Speed | Symbol | Parameter | conditions | Min | Max | Unit |
|-------|--|---|--|-----|------|-------|
| | | | C=50 pF, 2.7 V≤ V _{DD} ≤3.6 V | - | 12 | |
| | | | C=50 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 3 | |
| | F _{max} ⁽²⁾ | Maximum fraguanay | C=30 pF, 2.7 V≤V _{DD} ≤3.6 V | - | 12 | MHz |
| | Fmax` ′ | Maximum frequency | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 3 | IVITZ |
| | | | C=10 pF, 2.7 V≤V _{DD} ≤3.6 V | - | 16 | |
| 00 | | | C=10 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 4 | |
| 00 | | | C=50 pF, 2.7 V≤ V _{DD} ≤3.6 V | - | 16.6 | |
| | | | C=50 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 33.3 | |
| | $t_r/t_f^{(3)}$ | Output high to low level fall time and output low | C=30 pF, 2.7 V≤V _{DD} ≤3.6 V | - | 13.3 | ne |
| | L _T /Lf ^{x-} / | to high level rise time | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 25 | ns |
| | | | C=10 pF, 2.7 V≤V _{DD} ≤3.6 V | - | 10 | |
| | | | C=10 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 20 | |
| | | | C=50 pF, 2.7 V≤ V _{DD} ≤3.6 V | - | 60 | |
| | | | C=50 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 15 | |
| | F _{max} ⁽²⁾ | F _{max} ⁽²⁾ Maximum frequency | C=30 pF, 2.7 V≤V _{DD} ≤3.6 V | - | 80 | MHz |
| | 「max`′ | Maximum frequency | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 15 | IVITZ |
| | | | C=10 pF, 2.7 V≤V _{DD} ≤3.6 V | - | 110 | |
| 01 | | | C=10 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 20 | |
| 01 | | | C=50 pF, 2.7 V≤ V _{DD} ≤3.6 V | - | 5.2 | |
| | | | C=50 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 10 | |
| | + /+ (3) | Output high to low level | C=30 pF, 2.7 V≤V _{DD} ≤3.6 V | - | 4.2 | - ns |
| | t _r /t _f ⁽³⁾ fall time and output low to high level rise time | to high level rise time | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 7.5 | |
| | | | C=10 pF, 2.7 V≤V _{DD} ≤3.6 V | - | 2.8 | |
| | | | C=10 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 5.2 | |

Table 53. Output timing characteristics (HSLV OFF)⁽¹⁾ (continued)

| Speed | Symbol | Parameter | conditions | Min | Max | Unit | |
|-------|-------------------------------------|---|---|---|-----|---------|----|
| | | | C=50 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾ | - | 85 | | |
| | | | C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 35 | | |
| | F (2) | Maximum fra accorde | C=30 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾ | - | 110 | | |
| | F _{max} ⁽²⁾ | Maximum frequency | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 40 | MHz | |
| | | | C=10 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾ | - | 166 | | |
| 10 | | | C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 100 | | |
| 10 | | | C=50 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾ | - | 3.8 | | |
| | | | C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 6.9 | | |
| | t _r /t _f (3) | Output high to low level fall time and output low | C=30 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾ | - | 2.8 | ne | |
| | l _γ / l _f ` ′ | | to high level rise time | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 5.2 | ns |
| | | | C=10 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾ | - | 1.8 | | |
| | | | C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ^v | - | 3.3 | | |
| | | | C=50 pF, 2.7 V≤V _{DD} ≤3.6 V ^V | - | 100 | | |
| | | | C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 50 | | |
| | F _{max} ⁽²⁾ | x ⁽²⁾ Maximum frequency | C=30 pF, 2.7 V≤V _{DD} ≤3.6 V ^V | - | 133 | MHz | |
| | 「max` | Maximum frequency | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 66 | IVII IZ | |
| | | | C=10 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾ | - | 220 | | |
| 11 | | | C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 85 | 1 | |
| '' | | | C=50 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾ | - | 3.3 | | |
| | | | C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 6.6 | | |
| | t _r /t _f (3) | Output high to low level fall time and output low | C=30 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾ | - | 2.4 | 1 | |
| | \r'\f` ' | to high level rise time | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 4.5 | ns | |
| | | | C=10 pF, 2.7 V≤V _{DD} ≤3.6 V ⁽⁴⁾ | - | 1.5 | | |
| | | | C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 2.7 | | |

^{1.} Guaranteed by design.

3. The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.

4. Compensation system enabled.

^{2.} The maximum frequency is defined with the following conditions: $(t_r + t_f) \le 2/3$ T Skew $\le 1/20$ T 45%<Duty cycle<55%

Output buffer timing characteristics (HSLV option enabled)

Table 54. Output timing characteristics (HSLV ON)⁽¹⁾

| Speed | Symbol | Parameter | conditions | Min | Max | Unit | | |
|-------|---|--------------------------------------|---|---|---|------|-----|----|
| | | | C=50 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 10 | | | |
| | F _{max} ⁽²⁾ | max ⁽²⁾ Maximum frequency | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 10 | MHz | | |
| 00 | | | C=10 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 10 | | | |
| 00 | | Output high to low level | C=50 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 11 | | | |
| | $t_{r}/t_{f}^{(3)}$ | fall time and output low | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 9 | ns | | |
| | | to high level rise time | C=10 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 6.6 | | | |
| | | | C=50 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 50 | | | |
| | F _{max} ⁽²⁾ | Maximum frequency | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 58 | MHz | | |
| 01 | | | C=10 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 66 | | | |
| 01 | t _r /t _f ⁽³⁾ | Output high to low level | C=50 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 6.6 | | | |
| | | $t_r/t_f^{(3)}$ fall time | $t_r/t_f^{(3)}$ | fall time and output low | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 4.8 | ns |
| | | to high level rise time | C=10 pF, 1.62 V≤V _{DD} ≤2.7 V | - | 3 | | | |
| | F _{max} ⁽²⁾ | | | | C=50 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 55 | |
| | | Maximum frequency | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 80 | MHz | | |
| 10 | | | | C=10 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 133 | 1 | |
| 10 | | Output high to low level | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 5.8 | | | |
| | $t_{r}/t_{f}^{(3)}$ | fall time and output low | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 4 | ns | | |
| | | to high level rise time | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 2.4 | | | |
| | | | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 60 | | | |
| | F _{max} ⁽²⁾ | Maximum frequency | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 90 | MHz | | |
| 11 | | | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 175 | | | |
| | | Output high to low level | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 5.3 | | | |
| | $t_{r}/t_{f}^{(3)}$ | fall time and output low | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 3.6 | ns | | |
| | | to high level rise time | C=30 pF, 1.62 V≤V _{DD} ≤2.7 V ⁽⁴⁾ | - | 1.9 | | | |

^{1.} Guaranteed by design.

- 3. The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.
- 4. Compensation system enabled.

^{2.} The maximum frequency is defined with the following conditions: $(t_r+t_f) \le 2/3$ T Skew $\le 1/20$ T 45%-Duty cycle<55%

Analog switch between ports Pxy_C and Pxy

PA0_C, PA1_C, PC2_C and PC3_C can be connected internally to PA0, PA1, PC2 and PC3, respectively (refer to SYSCFG_PMCR register in RM0468 reference manual). The switch is controlled by $V_{DDSWITCH}$ voltage level. It is defined through BOOSTVDDSEL bit of SYSCFG_PMCR. If the switch is closed the switch characteristics are given in the table below.

| <u> </u> | | | | | | |
|---------------------|----------------------------|--------------------------------|-----|-----|-----|------|
| Parameter | Conditions | | Min | Тур | Max | Unit |
| Switch impedance | Switch o | Switch control boosted | | - | 315 | |
| | Switch control not boosted | V _{DDSWITCH} > 2.7 V | - | - | 315 | Ω |
| | | V _{DDSWITCH} > 2.4 V | - | - | 335 | |
| | | V _{DDSWITCH} > 2.0 V | - | - | 390 | |
| | | V _{DDSWITCH} > 1.8 V | - | - | 445 | |
| | | V _{DDSWITCH} > 1.62 V | - | - | 550 | |

Table 55. Pxy C and Pxy analog switch characteristics

6.3.17 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 50: I/O static characteristics*).

Unless otherwise specified, the parameters given in *Table 56* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 12: General operating conditions*.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------------------|---|----------------------------------|------|-----|-----|------|
| R _{PU} ⁽²⁾ | Weak pull-up equivalent resistor ⁽¹⁾ | $V_{IN} = V_{SS}$ | 30 | 40 | 50 | kΩ |
| V _{F(NRST)} ⁽²⁾ | NRST Input filtered pulse | 1.71 V < V _{DD} < 3.6 V | - | - | 50 | |
| V _{NF(NRST)} ⁽²⁾ | NRST Input not filtered pulse | 1.71 V < V _{DD} < 3.6 V | 350 | - | - | ns |
| | | 1.62 V < V _{DD} < 3.6 V | 1000 | - | - | |

Table 56. NRST pin characteristics

2. Guaranteed by design.

^{1.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).




Figure 18. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in *Table 50*. Otherwise the reset is not taken into account by the device.

6.3.18 FMC characteristics

Unless otherwise specified, the parameters given in *Table 57* to *Table 70* for the FMC interface are derived from tests performed under the ambient temperature, f_{HCLK} frequency and V_{DD} supply voltage conditions summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels: 0.5V_{DD}
- IO Compensation cell activated.
- HSLV activated when V_{DD} ≤ 2.7 V
- VOS level set to VOS0.

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics.

Asynchronous waveforms and timings

Figure 19 through Figure 21 represent asynchronous waveforms and Table 57 through Table 64 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- AddressSetupTime = 0x1
- AddressHoldTime = 0x1
- DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
- BusTurnAroundDuration = 0x0
- Capacitive load C_L = 30 pF

In all timing tables, the $T_{\mbox{\scriptsize KERCK}}$ is the $f_{\mbox{\scriptsize mc_ker_ck}}$ clock period.

4




Figure 19. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.

Table 57. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾

| Symbol | Parameter | Min | Max | Unit |
|---------------------------|---------------------------------------|-----------------------------|-----------------------------|------|
| t _{w(NE)} | FMC_NE low time | 3T _{fmc_ker_ck} -1 | 3T _{fmc_ker_ck} +1 | |
| t _{v(NOE_NE)} | FMC_NEx low to FMC_NOE low | 0 | 0.5 | |
| t _{w(NOE)} | FMC_NOE low time | 2T _{fmc_ker_ck} -1 | 2T _{fmc_ker_ck} +1 | |
| t _{h(NE_NOE)} | FMC_NOE high to FMC_NE high hold time | T _{fmc_ker_ck} | - | |
| t _{v(A_NE)} | FMC_NEx low to FMC_A valid | - | 0.5 | |
| t _{h(A_NOE)} | Address hold time after FMC_NOE high | 2T _{fmc_ker_ck} | - | |
| t _{su(Data_NE)} | Data to FMC_NEx high setup time | T _{fmc_ker_ck} +14 | - | ns |
| t _{su(Data_NOE)} | Data to FMC_NOEx high setup time | 13 | - | |
| t _{h(Data_NOE)} | Data hold time after FMC_NOE high | 0 | - | |
| t _{h(Data_NE)} | Data hold time after FMC_NEx high | 0 | - | |
| t _{v(NADV_NE)} | FMC_NEx low to FMC_NADV low | - | 4 | |
| t _{w(NADV)} | FMC_NADV low time | - | T _{fmc_ker_ck} +1 | |

^{1.} Guaranteed by characterization results.

Table 58. Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings $^{(1)(2)}$

| Symbol | Parameter | Min | Max | Unit |
|---------------------------|---|-------------------------------|-----------------------------|------|
| t _{w(NE)} | FMC_NE low time | 7T _{fmc_ker_ck} -1 | 7T _{fmc_ker_ck} +1 | |
| t _{w(NOE)} | FMC_NOE low time | 5T _{fmc_ker_ck} -1 | 5T _{fmc_ker_ck} +1 | |
| t _{w(NWAIT)} | FMC_NWAIT low time | T _{fmc_ker_ck} - 0.5 | - | |
| t _{su(NWAIT_NE)} | FMC_NWAIT valid before FMC_NEx high | 4T _{fmc_ker_ck} +9 | - | ns |
| t _{h(NE_NWAIT)} | FMC_NEx hold time after FMC_NWAIT invalid | 3T _{fmc_ker_ck} +12 | - | |

^{1.} Guaranteed by characterization results.

^{2.} N_{WAIT} pulse width is equal to 1 fmc_ker_ck cycle.




Figure 20. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.

Table 59. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾

| Symbol | Parameter | Min | Max | Unit |
|--------------------------|---------------------------------------|------------------------------|------------------------------|------|
| t _{w(NE)} | FMC_NE low time | 3T _{fmc_ker_ck} -1 | 3T _{fmc_ker_ck} + 1 | |
| t _{v(NWE_NE)} | FMC_NEx low to FMC_NWE low | T _{fmc_ker_ck} -1 | T _{fmc_ker_ck} | |
| t _{w(NWE)} | FMC_NWE low time | T _{fmc_ker_ck} -0.5 | T _{fmc_ker_ck} +0.5 | |
| t _{h(NE_NWE)} | FMC_NWE high to FMC_NE high hold time | T _{fmc_ker_ck} | - | |
| t _{v(A_NE)} | FMC_NEx low to FMC_A valid | - | 1 | |
| t _{h(A_NWE)} | Address hold time after FMC_NWE high | T _{fmc_ker_ck} –0.5 | - | ns |
| t _{v(BL_NE)} | FMC_NEx low to FMC_BL valid | ı | 0.5 | |
| t _{h(BL_NWE)} | FMC_BL hold time after FMC_NWE high | T _{fmc_ker_ck} –0.5 | - | |
| t _{v(Data_NE)} | Data to FMC_NEx low to Data valid | - | T _{fmc_ker_ck} + 2 | |
| t _{h(Data_NWE)} | Data hold time after FMC_NWE high | T _{fmc_ker_ck} | - | |
| t _{v(NADV_NE)} | FMC_NEx low to FMC_NADV low | - | 5 | |
| t _{w(NADV)} | FMC_NADV low time | - | T _{fmc_ker_ck} + 1 | |

^{1.} Guaranteed by characterization results.

Table 60. Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings $^{(1)(2)}$

| Symbol | Parameter | Min | Max | Unit |
|---------------------------|---|------------------------------|-----------------------------|------|
| t _{w(NE)} | FMC_NE low time | 8T _{fmc_ker_ck} –1 | 8T _{fmc_ker_ck} +1 | |
| t _{w(NWE)} | FMC_NWE low time | 6T _{fmc_ker_ck} -1 | 6T _{fmc_ker_ck} +1 | |
| t _{su(NWAIT_NE)} | FMC_NWAIT valid before FMC_NEx high | 5T _{fmc_ker_ck} +13 | - | ns |
| t _{h(NE_NWAIT)} | FMC_NEx hold time after FMC_NWAIT invalid | 4T _{fmc_ker_ck} +12 | - | |

^{1.} Guaranteed by characterization results.

^{2.} N_{WAIT} pulse width is equal to 1 fmc_ker_ck cycle.




Figure 21. Asynchronous multiplexed PSRAM/NOR read waveforms



Table 61. Asynchronous multiplexed PSRAM/NOR read timings⁽¹⁾

| Symbol | Parameter | Min | Max | Unit |
|---------------------------|---|------------------------------|----------------------------------|------|
| t _{w(NE)} | FMC_NE low time | 4T _{fmc_ker_ck} –1 | 4T _{fmc_ker_ck} +1 | |
| t _{v(NOE_NE)} | FMC_NEx low to FMC_NOE low | 2T _{fmc_ker_ck} | 2T _{fmc_ker_ck} +0.5 | |
| t _{tw(NOE)} | FMC_NOE low time | T _{fmc_ker_ck} -1 | T _{fmc_ker_ck} +1 | |
| t _{h(NE_NOE)} | FMC_NOE high to FMC_NE high hold time | T _{fmc_ker_ck} | - | |
| t _{v(A_NE)} | FMC_NEx low to FMC_A valid | - | 0.5 | |
| t _{v(NADV_NE)} | FMC_NEx low to FMC_NADV low | 0 | 4.0 | |
| t _{w(NADV)} | FMC_NADV low time | T _{fmc_ker_ck} –0.5 | T _{fmc_ker_ck} +1 | ns |
| t _{h(AD_NADV)} | FMC_AD(address) valid hold time after FMC_NADV high) | T _{fmc_ker_ckk} -4 | - | |
| t _{h(A_NOE)} | Address hold time after FMC_NOE high T _{fmc_ker_ck} -0.5 | | - | |
| t _{su(Data_NE)} | Data to FMC_NEx high setup time | T _{fmc_ker_ck} +14 | - | |
| t _{su(Data_NOE)} | Data to FMC_NOE high setup time | 13 | - | |
| t _{h(Data_NE)} | Data hold time after FMC_NEx high | 0 | - | |
| t _{h(Data_NOE)} | Data hold time after FMC_NOE high | 0 | - | |

^{1.} Guaranteed by characterization results.

Table 62. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings⁽¹⁾

| Symbol | Parameter | Min | Max | Unit |
|---------------------------|---|------------------------------|-----------------------------|------|
| t _{w(NE)} | FMC_NE low time | 8T _{fmc_ker_ck} –1 | 8T _{fmc_ker_ck} +1 | |
| t _{w(NOE)} | FMC_NWE low time | 5T _{fmc_ker_ck} –1 | 5T _{fmc_ker_ck} +1 | |
| t _{su(NWAIT_NE)} | FMC_NWAIT valid before FMC_NEx high | 4T _{fmc_ker_ck} +9 | - | ns |
| t _{h(NE_NWAIT)} | FMC_NEx hold time after FMC_NWAIT invalid | 3T _{fmc_ker_ck} +12 | - | |

^{1.} Guaranteed by characterization results.

Table 63. Asynchronous multiplexed PSRAM/NOR write timings⁽¹⁾

| Symbol | Parameter | Min | Max | Unit |
|---------------------------|---|-------------------------------|-------------------------------|------|
| t _{w(NE)} | FMC_NE low time | 4T _{fmc_ker_ck} -1 | 4T _{fmc_ker_ck} | |
| t _{v(NWE_NE)} | FMC_NEx low to FMC_NWE low | T _{fmc_ker_ck} -1 | T _{fmc_ker_ck} +0.5 | |
| t _{w(NWE)} | FMC_NWE low time | 2T _{fmc_ker_ck} -0.5 | 2T _{fmc_ker_ck} +0.5 | |
| t _{h(NE_NWE)} | FMC_NWE high to FMC_NE high hold time | T _{fmc_ker_ck} –0.5 | - | |
| t _{v(A_NE)} | FMC_NEx low to FMC_A valid | - | 1 | |
| t _{v(NADV_NE)} | FMC_NEx low to FMC_NADV low | 0 | 5.0 | |
| t _{w(NADV)} | FMC_NADV low time | T _{fmc_ker_ck} -0.5 | T _{fmc_ker_ck} + 1 | |
| t _{h(AD_NADV)} | FMC_AD(adress) valid hold time after FMC_NADV high) | T _{fmc_ker_ck} -4.5 | - | ns |
| t _{h(A_NWE)} | Address hold time after FMC_NWE high | T _{fmc_ker_ck} – 0.5 | - | |
| t _{h(BL_NWE)} | FMC_BL hold time after FMC_NWE high | T _{fmc_ker_ck} – 0.5 | - | |
| t _{v(BL_NE)} | FMC_NEx low to FMC_BL valid | - | 0.5 | |
| t _{v(Data_NADV)} | FMC_NADV high to Data valid | - | T _{fmc_ker_ck} +2 | |
| t _{h(Data_NWE)} | Data hold time after FMC_NWE high | T _{fmc_ker_ck} | - | |

^{1.} Guaranteed by characterization results.

Table 64. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings⁽¹⁾⁽²⁾

| Symbol | Parameter | Min | Max | Unit |
|---------------------------|---|-------------------------------|-------------------------------|------|
| t _{w(NE)} | FMC_NE low time | 9T _{fmc_ker_ck} –1 | 9T _{fmc_ker_ck} | |
| t _{w(NWE)} | FMC_NWE low time | 7T _{fmc_ker_ck} –0.5 | 7T _{fmc_ker_ck} +0.5 | |
| t _{su(NWAIT_NE)} | FMC_NWAIT valid before FMC_NEx high | 5T _{fmc_ker_ck} +9 | - | ns |
| t _{h(NE_NWAIT)} | FMC_NEx hold time after FMC_NWAIT invalid | 4T _{fmc_ker_ck} +12 | - | |

^{1.} Guaranteed by characterization results.

^{2.} N_{WAIT} pulse width is equal to 1 fmc_ker_ck cycle.

Synchronous waveforms and timings

Figure 22 through Figure 25 represent synchronous waveforms and Table 65 through Table 68 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- BurstAccessMode = FMC_BurstAccessMode_Enable
- MemoryType = FMC_MemoryType_CRAM
- WriteBurst = FMC_WriteBurst_Enable
- CLKDivision = 1
- DataLatency = 1 for NOR Flash, DataLatency = 0 for PSRAM, C_L = 30 pF

In all the timing tables, the $T_{fmc_ker_ck}$ is the $f_{mc_ker_ck}$ clock period, with the following FMC_CLK maximum values:

- For 2.7 V<V_{DD}<3.6 V: maximum FMC_CLK = 137 MHz at C_I = 20 pF
- For 1.8 V<V_{DD}<1.9 V: maximum FMC_CLK = 100 MHz at C_L = 20 pF
- For 1.62 V<V_{DD}<1.8 V: maximumFMC_CLK = 88 MHz at C_L = 15 pF




Figure 22. Synchronous multiplexed NOR/PSRAM read timings

4

Table 65. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾

| Symbol | Parame | eter | Min | Max | Unit |
|----------------------------------|---|-------------------------------------|-------------------------------|-----|------|
| t _{w(CLK)} | FMC_CLK period | | 2T _{fmc_ker_ck} -0.5 | - | |
| t _{d(CLKL-NExL)} | FMC_CLK low to FMC | _NEx low (x=02) | - | 3 | |
| t _{d(CLKH_NExH)} | FMC_CLK high to FMC_ | NEx high (x= 02) | T _{fmc_ker_ck} +1.5 | - | |
| + | FMC_CLK low to | 1.62 V <v<sub>DD < 3.6 V</v<sub> | | 5.5 | |
| t _{d(CLKL-NADVL)} | FMC_NADV low | 2.7 V <v<sub>DD < 3.6 V</v<sub> | _ | 2 | |
| + | FMC_CLK low to | 1.62 V <v<sub>DD < 3.6 V</v<sub> | 1 | - | |
| t _d (CLKL-NADVH) | FMC_NADV high | 2.7 V <v<sub>DD < 3.6 V</v<sub> | | - | |
| t _{d(CLKL-AV)} | FMC_CLK low to FMC_Ax valid (x=1625) | | - | 3 | |
| t _{d(CLKH-AIV)} | FMC_CLK high to FMC_Ax invalid (x=1625) | | T _{fmc_ker_ck} | - | ns |
| t _{d(CLKL-NOEL)} | FMC_CLK low to F | FMC_NOE low | - | 2.5 | |
| t _{d(CLKH-NOEH)} | FMC_CLK high to F | MC_NOE high | T _{fmc_ker_ck} +1 | - | |
| t _{d(CLKL-ADV)} | FMC_CLK low to FM | C_AD[15:0] valid | - | 3 | |
| t _{d(CLKL-ADIV)} | FMC_CLK low to FMC | C_AD[15:0] invalid | 0 | - | |
| t _{su(ADV-CLKH)} | FMC_A/D[15:0] valid data | before FMC_CLK high | 3 | - | |
| t _{h(CLKH-ADV)} | FMC_A/D[15:0] valid data after FMC_CLK high | | 0 | - | |
| t _{su(NWAIT} - CLKH) | FMC_NWAIT valid before FMC_CLK high | | 3 | - | |
| t _{h(CLKH-NWAIT)} | FMC_NWAIT valid after | er FMC_CLK high | 2.5 | - | |

^{1.} Guaranteed by characterization results.




Figure 23. Synchronous multiplexed PSRAM write timings

Table 66. Synchronous multiplexed PSRAM write timings⁽¹⁾

| Symbol | Parameter | | Min | Max | Unit |
|-----------------------------|--|-------------------------------------|-------------------------------|-----|------|
| t _{w(CLK)} | FMC_CLK period, V _{DD} = 2.7 to 3.6 V | | 2T _{fmc_ker_ck} -0.5 | - | |
| t _{d(CLKL-NExL)} | FMC_CLK low to FMC | C_NEx low (x =02) | - | 3 | |
| t _{d(CLKH-NExH)} | FMC_CLK high to $(x = 0.$ | | T _{fmc_ker_ck} +1.5 | - | |
| + | FMC_CLK low to | 1.62 V <v<sub>DD < 3.6 V</v<sub> | | 5.5 | |
| t _{d(CLKL-NADVL)} | FMC_NADV low | 2.7 V <v<sub>DD < 3.6 V</v<sub> | _ | 2.0 | |
| 4 | FMC_CLK low to | 1.62 V <v<sub>DD < 3.6 V</v<sub> | 1 | - | |
| t _{d(CLKL-NADVH)} | FMC_NADV high | 2.7 V <v<sub>DD < 3.6 V</v<sub> | ' | - | |
| t _{d(CLKL-AV)} | FMC_CLK low to FMC_Ax valid (x =1625) | | - | 3 | |
| t _{d(CLKH-AIV)} | FMC_CLK high to FMC_Ax invalid (x =1625) | | T _{fmc_ker_ck} | - | ns |
| t _{d(CLKL-NWEL)} | FMC_CLK low to I | FMC_NWE low | - | 2.5 | |
| t _(CLKH-NWEH) | FMC_CLK high to I | FMC_NWE high | T _{fmc_ker_ck} +1 | - | |
| t _{d(CLKL-ADV)} | FMC_CLK low to to F | MC_AD[15:0] valid | - | 2.5 | |
| t _{d(CLKL-ADIV)} | FMC_CLK low to FM | C_AD[15:0] invalid | 0 | - | |
| t _{d(CLKL-DATA)} | FMC_A/D[15:0] valid dat | a after FMC_CLK low | - | 3.5 | |
| t _{d(CLKL-NBLL)} | FMC_CLK low to FMC_NBL low | | - | 2 | |
| t _{d(CLKH-NBLH)} | FMC_CLK high to FMC_NBL high | | T _{fmc_ker_ck} +0.5 | - | |
| t _{su(NWAIT-CLKH)} | FMC_NWAIT valid before FMC_CLK high | | 3 | - | |
| t _{h(CLKH-NWAIT)} | FMC_NWAIT valid aft | er FMC_CLK high | 2.5 | - | |

^{1.} Guaranteed by characterization results.




Figure 24. Synchronous non-multiplexed NOR/PSRAM read timings

Table 67. Synchronous non-multiplexed NOR/PSRAM read timings⁽¹⁾

| Symbol | Parameter | | Min | Max | Unit |
|----------------------------|--|-------------------------------------|-------------------------------|-----|------|
| t _{w(CLK)} | FMC_CLK period | | 2T _{fmc_ker_ck} -0.5 | - | |
| t _(CLKL-NExL) | FMC_CLK low to FMC_NEx low (x=02) | | - | 3 | |
| t _{d(CLKH-NExH)} | FMC_CLK high to FMC_NEx high (x= 02) | | T _{fmc_ker_ck} +1.5 | - | |
| t _{d(CLKL-NADVL)} | FMC_CLK low to FMC_NADV low | 1.62 V <v<sub>DD < 3.6 V</v<sub> | - | 5.5 | |
| | | 2.7 V <v<sub>DD < 3.6 V</v<sub> | | 2.0 | |
| t _{d(CLKL-NADVH)} | FMC_CLK low to FMC_NADV high | 1.62 V <v<sub>DD < 3.6 V</v<sub> | 1 | - | |
| | | 2.7 V <v<sub>DD < 3.6 V</v<sub> | | - | |
| t _{d(CLKL-AV)} | FMC_CLK low to FMC_Ax valid (x=1625) | | - | 3 | ns |
| t _{d(CLKH-AIV)} | FMC_CLK high to FMC_Ax invalid (x=1625) | | T _{fmc_ker_ck} | - | |
| t _{d(CLKL-NOEL)} | FMC_CLK ow to FMC_NOE low | | - | 2.5 | |
| t _{d(CLKH-NOEH)} | FMC_CLK high to FMC_NOE high | | T _{fmc_ker_ck} +1 | - | |
| t _{su(DV-CLKH)} | FMC_D[15:0] valid data before FMC_CLK high | | 3 | - | |
| t _{h(CLKH-DV)} | FMC_D[15:0] valid data after FMC_CLK high | | 0 | - | |
| t _(NWAIT-CLKH) | FMC_NWAIT valid before FMC_CLK high | | 3 | - | |
| t _{h(CLKH-NWAIT)} | FMC_NWAIT valid after FMC_CLK high | | 2.5 | - | |

^{1.} Guaranteed by characterization results.




Figure 25. Synchronous non-multiplexed PSRAM write timings

Table 68. Synchronous non-multiplexed PSRAM write timings⁽¹⁾

| Symbol | Parameter | | Min | Max | Unit |
|----------------------------------|--|-------------------------------------|-------------------------------|-----|------|
| t _(CLK) | FMC_CLK period | | 2T _{fmc_ker_ck} -0.5 | - | |
| t _{d(CLKL-NExL)} | FMC_CLK low to FMC_NEx low (x=02) | | - | 3 | |
| t _(CLKH-NExH) | FMC_CLK high to FMC_NEx high (x= 02) | | T _{fmc_ker_ck} +1.5 | - | |
| t _{d(CLKL-NADVL)} | FMC_CLK low to FMC_NADV low | 1.62 V <v<sub>DD < 3.6 V</v<sub> | - | 5.5 | |
| | | 2.7 V <v<sub>DD < 3.6 V</v<sub> | | 2 | |
| t _{d(CLKL-NADVH)} | FMC_CLK low to FMC_NADV high | 1.62 V <v<sub>DD < 3.6 V</v<sub> | 1 | - | |
| | | 2.7 V <v<sub>DD < 3.6 V</v<sub> | | - | |
| t _{d(CLKL-AV)} | FMC_CLK low to FMC_Ax valid (x=1625) | | - | 3 |] |
| t _{d(CLKH-AIV)} | FMC_CLK high to FMC_Ax invalid (x=1625) | | T _{fmc_ker_ck} | - | ns |
| t _{d(CLKL-NWEL)} | FMC_CLK low to FMC_NWE low | | - | 2.5 | |
| t _{d(CLKH-NWEH)} | FMC_CLK high to FMC_NWE high | | T _{fmc_ker_ck} +1 | - | |
| t _{d(CLKL-Data)} | FMC_D[15:0] valid data after FMC_CLK low | | - | 3.5 | |
| t _{d(CLKL-NBLL)} | FMC_CLK low to FMC_NBL low | | - | 2 | |
| t _{d(CLKH-NBLH)} | FMC_CLK high to FMC_NBL high | | T _{fmc_ker_ck} +0.5 | - | |
| t _{su(NWAIT} - CLKH) | FMC_NWAIT valid before FMC_CLK high | | 3 | - | |
| t _{h(CLKH-NWAIT)} | FMC_NWAIT valid after FMC_CLK high | | 2.5 | - | |

^{1.} Guaranteed by characterization results.

NAND controller waveforms and timings

Figure 26 through Figure 29 represent synchronous waveforms, and Table 69 and Table 70 provide the corresponding timings. The results shown in this table are obtained with the following FMC configuration and a capacitive load (C_L) of 30 pF:

- COM.FMC_SetupTime = 0x01
- COM.FMC_WaitSetupTime = 0x03
- COM.FMC HoldSetupTime = 0x02
- COM.FMC_HiZSetupTime = 0x01
- ATT.FMC SetupTime = 0x01
- ATT.FMC_WaitSetupTime = 0x03
- ATT.FMC_HoldSetupTime = 0x02
- ATT.FMC_HiZSetupTime = 0x01
- Bank = FMC Bank NAND
- MemoryDataWidth = FMC_MemoryDataWidth_16b
- ECC = FMC_ECC_Enable
- ECCPageSize = FMC_ECCPageSize_512Bytes
- TCLRSetupTime = 0
- TARSetupTime = 0

In all timing tables, the T_{fmc ker ck} is the fmc_ker_ck clock period.




Figure 26. NAND controller waveforms for read access

FMC_NCEX

ALE (FMC_A17)
CLE (FMC_A16)

FMC_NWE

FMC_NOE (NRE)


tv(NWE-D

tv(NWE-D)

MS32768V1

Figure 27. NAND controller waveforms for write access








Figure 29. NAND controller waveforms for common memory write access

Table 69. Switching characteristics for NAND Flash read cycles⁽¹⁾

| Symbol | Parameter | Min | Max | Unit |
|-------------------------|---|--------------------------------|-------------------------------|------|
| t _{w(N0E)} | FMC_NOE low width | 4T _{fmc_ker_ck} - 0.5 | 4T _{fmc_ker_ck} +0.5 | |
| t _{su(D-NOE)} | FMC_D[15-0] valid data before FMC_NOE high | 11 | - | |
| t _{h(NOE-D)} | FMC_D[15-0] valid data after FMC_NOE high | 0 | - | ns |
| t _{d(ALE-NOE)} | FMC_ALE valid before FMC_NOE low | - | 3T _{fmc_ker_ck} +0.5 | |
| t _{h(NOE-ALE)} | FMC_NWE high to FMC_ALE invalid | 4T _{fmc_ker_ck} -1 | - | |

^{1.} Guaranteed by characterization results.

Table 70. Switching characteristics for NAND Flash write cycles⁽¹⁾

| Symbol | Parameter | Min | Max | Unit |
|-------------------------|--|--------------------------------|-------------------------------|------|
| t _{w(NWE)} | FMC_NWE low width | 4T _{fmc_ker_ck} - 0.5 | 4T _{fmc_ker_ck} +0.5 | |
| t _{v(NWE-D)} | FMC_NWE low to FMC_D[15-0] valid | 0 | - | |
| t _{h(NWE-D)} | FMC_NWE high to FMC_D[15-0] invalid | 2T _{fmc_ker_ck} +1.5 | - | |
| t _{d(D-NWE)} | FMC_D[15-0] valid before FMC_NWE high | 5T _{fmc_ker_ck} – 5 | - | ns |
| t _{d(ALE-NWE)} | FMC_ALE valid before FMC_NWE low | - | 3T _{fmc_ker_ck} +0.5 | |
| t _{h(NWE-ALE)} | FMC_NWE high to FMC_ALE invalid | 2T _{fmc_ker_ck} - 0.5 | - | |

^{1.} Guaranteed by characterization results.



SDRAM waveforms and timings

In all timing tables, the TKERCK is the fmc_ker_ck clock period, with the following FMC_SDCLK maximum values:

- For 2.7 V<V_{DD}<3.6 V: maximum FMC_CLK = 95 MHz at 20 pF
- For 1.8 V<V_{DD}<1.9 V: maximum FMC_CLK = 90 MHz at 20 pF
- For 1.62 V<_{DD}<1.8 V: maximum FMC_CLK = 85 MHz at 15 pF






Table 71. SDRAM read timings⁽¹⁾

| Symbol | Parameter | Min | Max | Unit |
|--------------------------------|------------------------|-----------------------------------|----------------------------------|------|
| t _{w(SDCLK)} | FMC_SDCLK period | 2T _{fmc_ker_ck} – 0.5 | 2T _{fmc_ker_ck} +0.5 | |
| t _{su(SDCLKH _Data)} | Data input setup time | 3 | - | |
| t _{h(SDCLKH_Data)} | Data input hold time | 1.5 | - | |
| t _{d(SDCLKL_Add)} | Address valid time | - | 2.0 | |
| t _{d(SDCLKL-} SDNE) | Chip select valid time | - | 1.5 ⁽²⁾ | ns |
| t _{h(SDCLKL_SDNE)} | Chip select hold time | 0 | - | |
| t _d (SDCLKL_SDNRAS) | SDNRAS valid time | - | 1 | |
| t _{h(SDCLKL_SDNRAS)} | SDNRAS hold time | 0 | - | |
| t _{d(SDCLKL_SDNCAS)} | SDNCAS valid time | - | 2.0 | |
| t _{h(SDCLKL_SDNCAS)} | SDNCAS hold time | 0.5 | - | |

- 1. Guaranteed by characterization results.
- 2. Using PC2_C I/O adds 4.5 ns to this timing.

Table 72. LPSDR SDRAM read timings⁽¹⁾

| Symbol Parameter | | Min | Max | Unit |
|--------------------------------|------------------------|-----------------------------------|-------------------------------|------|
| t _{W(SDCLK)} | FMC_SDCLK period | 2T _{fmc_ker_ck} – 0.5 | 2T _{fmc_ker_ck} +0.5 | |
| t _{su(SDCLKH_Data)} | Data input setup time | 3 | - | |
| t _{h(SDCLKH_Data)} | Data input hold time | 2.5 | - | |
| t _{d(SDCLKL_Add)} | Address valid time | - | 2 | |
| t _{d(SDCLKL_SDNE)} | Chip select valid time | - | 1.5 ⁽²⁾⁽³⁾ | ns |
| t _{h(SDCLKL_SDNE)} | Chip select hold time | 0 | - | |
| t _{d(SDCLKL_SDNRAS} | SDNRAS valid time | - | 1 | |
| th(SDCLKL_SDNRAS) | SDNRAS hold time | 0 | - | |
| t _d (SDCLKL_SDNCAS) | SDNCAS valid time | - | 2 | |
| t _{h(SDCLKL_SDNCAS)} | SDNCAS hold time | 0.5 | - | |

- 1. Guaranteed by characterization results.
- 2. Using PC2 I/O adds 4 ns to this timing.
- 3. Using PC2_C I/O adds 16.5 ns to this timing.

149/228




Figure 31. SDRAM write access waveforms

Table 73. SDRAM Write timings⁽¹⁾

| Symbol | Parameter | Min | Max | Unit |
|--------------------------------|------------------------|--------------------------------|-------------------------------|------|
| t _{w(SDCLK)} | FMC_SDCLK period | 2T _{fmc_ker_ck} - 0.5 | 2T _{fmc_ker_ck} +0.5 | |
| t _{d(SDCLKL _Data}) | Data output valid time | - | 2 | |
| t _{h(SDCLKL_Data)} | Data output hold time | 0.5 | - | |
| t _{d(SDCLKL_Add)} | Address valid time | - | 2 | |
| t _{d(SDCLKL_SDNWE)} | SDNWE valid time | - | 2 | |
| t _{h(SDCLKL_SDNWE)} | SDNWE hold time | 0 | - | ns |
| t _{d(SDCLKL_SDNE)} | Chip select valid time | - | 1.5 ⁽²⁾ | 115 |
| t _{h(SDCLKLSDNE)} | Chip select hold time | 0 | - | |
| t _d (SDCLKL_SDNRAS) | SDNRAS valid time | - | 1 | |
| th(SDCLKL_SDNRAS) | SDNRAS hold time | 0 | - | |
| t _d (SDCLKL_SDNCAS) | SDNCAS valid time | - | 2 | |
| t _{d(SDCLKL_SDNCAS)} | SDNCAS hold time | 0.5 | - | |

^{1.} Guaranteed by characterization results.

^{2.} Using PC2_C I/O adds 4.5 ns to this timing.

| Symbol | Parameter | Min | Max | Unit |
|--------------------------------|------------------------|--------------------------------|-------------------------------|------|
| t _{w(SDCLK)} | FMC_SDCLK period | 2T _{fmc_ker_ck} - 0.5 | 2T _{fmc_ker_ck} +0.5 | |
| t _{d(SDCLKL _Data}) | Data output valid time | - | 2 | |
| t _{h(SDCLKL _Data)} | Data output hold time | 0 | - | |
| t _{d(SDCLKL_Add)} | Address valid time | - | 2.5 | |
| t _d (SDCLKL-SDNWE) | SDNWE valid time | - | 2 | |
| t _{h(SDCLKL-SDNWE)} | SDNWE hold time | 0 | - | ns |
| t _{d(SDCLKL-SDNE)} | Chip select valid time | - | 1.5 ⁽²⁾⁽³⁾ | 113 |
| t _{h(SDCLKL-SDNE)} | Chip select hold time | 0 | - | |
| t _{d(SDCLKL-SDNRAS)} | SDNRAS valid time | - | 1 | |
| t _{h(SDCLKL-SDNRAS)} | SDNRAS hold time | 0 | - | |
| t _{d(SDCLKL-SDNCAS)} | SDNCAS valid time | - | 2 | |
| t _{d(SDCLKL} -SDNCAS) | SDNCAS hold time | 0.5 | - | |

Table 74. LPSDR SDRAM Write timings⁽¹⁾

6.3.19 Octo-SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 75* and *Table 77* for OCTOSPI are derived from tests performed under the ambient temperature, f_{HCLK} frequency and V_{DD} supply voltage conditions summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels: 0.5V_{DD}
- IO Compensation cell activated.
- HSLV activated when V_{DD} ≤ 2.5 V
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics.

Table 75. OCTOSPI characteristics in SDR mode⁽¹⁾⁽²⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------|---------------------------|---|-----|-----|-----|------|
| | E OCTOSPI clock fraguency | 1.71 V < V _{DD} < 3.6 V, VOS0, C _{LOAD} = 15 pF | - | - | 92 | |
| F _(CLK) | | 1.71 V < V _{DD} < 3.6 V, VOS0, C _{LOAD} =20 pF | - | - | 90 | MHz |
| | | 2.7 V < V _{DD} < 3.6 V, VOS0, C _{LOAD} = 20 pF | - | - | 140 | |



^{1.} Guaranteed by characterization results.

^{2.} Using PC2 I/O adds 4 ns to this timing.

^{3.} Using PC2_C I/O adds 16.5 ns to this timing.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------|----------------------------|--------------------|--|-----|--------------------------------------|------|
| t _{w(CKH)} | OCTOSPI clock high and low | PRESCALER[7:0] = n | t _(CK) /2 | - | t _(CK) /2+1 | |
| t _{w(CKL)} | time, even division | = 0,1,3,5 | t _(CK) /2-1 | - | t _(CK) /2 | |
| t _{w(CKH)} | OCTOSPI clock high and low | PRESCALER[7:0] = n | (n/2)*t _(CK) / (n+1) | - | (n/2)*t _(CK) / (n+1)+1 | |
| t _{w(CKL)} | time, odd division | = 2,4,6,8 | (n/2+1)*t _(CK) / (n+1)-1 | - | (n/2+1)*t _(CK) /(n+1) | ns |
| $t_{s(IN)}^{(3)}$ | Data input setup time | - | 3.0 | - | - | |
| t _{h(IN)} (3) | Data input hold time | - | 1.5 | - | - | |
| t _{v(OUT)} | Data output valid time | - | - | 0.5 | 1 ⁽⁴⁾ | |
| t _{h(OUT)} | Data output hold time | - | 0 | - | - | |

- 1. All values apply to Octal and Quad-SPI mode.
- 2. Guaranteed by characterization results.
- 3. Delay block bypassed.
- 4. Using PC2 or PC3 I/O in the data bus adds 4 ns to this timing value.

Figure 32. OCTOSPI SDR read/write timing diagram $t_{(CK)}$ $t_{w(CKH)}$ $t_{\text{w}(\text{CKL})}$ Clock t_{h(OUT)} $t_{v(OUT)}$ Data output D0 D1 D2 $t_{s(IN)}$ $t_{h(\mathsf{IN})}$ Data input D0 D1 D2 MSv36878V1

DS13314 Rev 2 152/228

Table 76. OCTOSPI characteristics in DTR mode (no DQS)⁽¹⁾⁽²⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--|---|--|--|----------------------------|--------------------------------------|------|
| | OCTOSPI clock frequency | 1.71 V < V _{DD} < 3.6 V, VOS0, C _{LOAD} = 15 pF | - | - | 90 ⁽⁴⁾ | |
| F _{CK} ⁽³⁾ | | 1.71 V < V _{DD} < 3.6 V, VOS0, C _{LOAD} = 20 pF | - | - | 87 ⁽⁴⁾ | MHz |
| | | 2.7 V < V _{DD} < 3.6 V, VOS0, C _{LOAD} = 20 pF | - | - | 110 | |
| t _{w(CKH)} | OCTOSPI clock high and | PRESCALER[7:0] = n | t _(CK) /2 | - | t _(CK) /2+1 | |
| t _{w(CKL)} | low time, even division | = 0,1,3,5 | t _(CK) /2-1 | - | t _(CK) /2 | |
| t _{w(CKH)} | OCTOSPI clock high and low time, odd division | PRESCALER[7:0] = n | (n/2)*t _(CK) / (n+1) | - | (n/2)*t _(CK) / (n+1)+1 | |
| t _{w(CKL)} | | = 2,4,6,8 | (n/2+1)*t _(CK) /(n+1) - 1 | - | (n/2+1)* t _(CK) /(n+1) | |
| $t_{\text{sr(IN)}}^{\text{t_{sr(IN)}}}$ | Data input setup time | - | 3.0 | - | - | ns |
| $t_{ m hr(IN)} \ t_{ m hf(IN)}^{(5)}$ | Data input hold time | - | 1.50 | - | - | 113 |
| t | | DHQC = 0 | - | 6 | 7 ⁽⁶⁾ | |
| t _{vr(OUT)} t _{vf(OUT)} | Data output valid time | DHQC = 1, Prescaler = 1,2 | - | t _{pclk} /4+ 1 | t _{pclk} /4+1.25 | |
| thr(OLIT) | | DHQC = 0 | 4.5 | - | - | |
| thr(OUT) thf(OUT) | Data output hold time | DHQC = 1, Prescaler = 1,2 | t _{pclk} /4 | - | - | |

- 1. All values apply to Octal and Quad-SPI mode.
- 2. Guaranteed by characterization results.
- 3. DHQC must be set to reach the mentioned frequency.
- 4. Using PC2 or PC3 I/O in the data bus decreases the frequency to 47 MHz.
- 5. Delay block bypassed.
- 6. Using PC2 or PC3 I/O in the data bus adds 4 ns to this timing value.

Figure 33. OCTOSPI DTR mode timing diagram




Table 77. OCTOSPI characteristics in DTR mode (with DQS)/Octal and Hyperbus⁽¹⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------------------|--|---|--|------------------------------|--------------------------------------|---------|
| F _{CK} ⁽²⁾⁽³⁾ | OCTOSPI clock frequency | 2,7 V < V _{DD} < 3.6 V, VOS0, C _{LOAD} = 20 pF | - | - | 100 | MHz |
| i CK | SO TOOL FOOD MEQUELITY | $1.71 \text{ V} < \text{V}_{\text{DD}} < 3.6 \text{ V},$ VOS0, $\text{C}_{\text{LOAD}} = 20 \text{ pF}$ | - | 1 | 100 ⁽⁴⁾ | 1411 12 |
| t _{w(CKH)} | OCTOSPI clock high and | PRESCALER[7:0] = n = | t _(CK) /2 | ı | t _(CK) /2+1 | ns |
| t _{w(CKL)} | low time, even division | 0,1,3,5 | t _(CK) /2-1 | 1 | t _(CK) /2 | 113 |
| t _{w(CKH)} | OCTOSPI clock high and | PRESCALER[7:0] = n = | (n/2)*t _(CK) / (n+1) | - | (n/2)*t _(CK) / (n+1)+1 | |
| t _{w(CKL)} | low time, odd division | 2,4,6,8 | (n/2+1)*t _(CK) /(n+1)–1 | ı | (n/2+1)*t _(CK) / (n+1) | ns |
| t _{v(CK)} | Clock valid time | - | - | ı | t _(CK) +1 | |
| t _{h(CK)} | Clock hold time | - | t _(CK) /2 | ı | - | |
| V _{ODr(CK)} | CK, CK crossing level on CK rising edge | VDD = 1.8 V | 922 | - | 1229 | mV |
| V _{ODf(CK)} | CK, CK crossing level on CK falling edge | VDD = 1.8 V | 1000 | - | 1277 | IIIV |
| t _{w(CS)} | Chip select high time | - | 3*t _(CK) | - | - | |
| t _{v(DQ)} | Data input vallid time | - | 0 | - | - | |
| t _{v(DS)} | Data strobe input valid time | - | 0 | - | - | |
| t _{h(DS)} | Data strobe input hold time | - | 0 | - | - | |
| t _{v(RWDS)} | Data strobe output valid time | - | - | - | 3 x t _(CK) | |
| t _{sr(DQ)} | Data input setup time | Rising edge | 0 | ı | - | |
| t _{sf(DQ)} | Data input setup time | Falling edge | 0 | - | - | |
| t _{hr(DQ)} | Data input hold time | Rising edge | 1 | ı | - | |
| t _{hf(DQ)} | Data input noid time | Falling edge | 1 | ı | - | |
| | Data output valid time rising | DHQC = 0 | - | 6 | 7 ⁽⁵⁾ | ns |
| t _{vr(OUT)} | edge | DHQC = 1, Prescaler = 1,2 | - | t _{pclk} /4+ 1 | t _{pclk} /4+1.25 | |
| | Data output valid time | DHQC = 0 | - | 5.5 | 6 ⁽⁵⁾ | |
| t _{vf(OUT)} | falling edge | DHQC = 1, Prescaler = 1,2 | - | t _{pclk} /4+ 0.5 | t _{pclk} /4+0.75 | |
| | Data autout hold time rising | DHQC = 0 | 4.5 | - | - | |
| t _{hr(OUT)} | Data output hold time rising edge | DHQC = 1, Prescaler = 1,2 | t _{pclk} /4 | 1 | - | |
| | Data output hold time falling | DHQC = 0 | 4.5 | - | - | |
| t _{hf(OUT)} | edge | DHQC = 1, Prescaler = 1,2 | t _{pclk} /4 | - | - | |

^{1.} Guaranteed by characterization results.



- 2. Maximum frequency values are given for a RWDS to DQ skew of maximum +/-1.0 ns.
- 3. Activating DHQC is mandatory to reach this frequency
- 4. Using PC2 or PC3 I/O on data bus decreases the frequency to 47 MHz.
- 5. Using PC2 or PC3 I/O on the data bus adds 4 ns to this timing value.

Figure 34. OCTOSPI Hyperbus clock timing diagram





Figure 35. OCTOSPI Hyperbus read timing diagram



DS13314 Rev 2 155/228




Figure 36. OCTOSPI Hyperbus write timing diagram

6.3.20 Delay block (DLYB) characteristics

Unless otherwise specified, the parameters given in *Table 78* for Delay Block are derived from tests performed under the ambient temperature, f_{rcc_c_ck} frequency and VDD supply voltage summarized in *Table 12: General operating conditions*, with the following configuration:

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------|---------------|------------|-----|------|------|------|
| t _{init} | Initial delay | - | 900 | 1300 | 1900 | ps |
| t_{Δ} | Unit Delay | - | 28 | 33 | 41 | - |

Table 78. Delay Block characteristics

6.3.21 16-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 79*, *Table 80* and *Table 81* are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in *Table 12: General operating conditions*.

Table 79. 16-bit ADC characteristics⁽¹⁾⁽²⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------|--|------------------------|------|------------------|------------------|------|
| V_{DDA} | Analog supply voltage for ADC ON | - | 1.62 | - | 3.6 | |
| V | Positive | V _{DDA} ≥2 V | 1.62 | - | V _{DDA} | |
| V_{REF+} | reference voltage | V _{DDA} < 2 V | | V_{DDA} | | V |
| V _{REF} - | Negative reference voltage | - | | V _{SSA} | | |



Table 79. 16-bit ADC characteristics⁽¹⁾⁽²⁾ (continued)

| Symbol | Parameter | | Condition | ıs | | Min | Тур | Max | Unit |
|---------------------------------|-----------------------------|--|---------------------------|---------------------------|------------|------------------------------|--------------------|------------------------------|------------------------|
| | | | | | BOOST = 11 | 0.12 | - | 50 | |
| | ADC clock | 4.00.1/ | VDDA +0.01/ | | BOOST = 10 | 0.12 | - | 25 | |
| f _{ADC} | frequency | 1.62 V S | VDDA ≤ 3.6 V | | BOOST = 01 | 0.12 | - | 12.5 | MHz |
| | | | | | BOOST = 00 | - | - | 6.25 | |
| | | Resolution = 16 bits, V _{DDA} >2.5 V | T _J = 90 °C | f _{ADC} = 36 MHz | SMP = 1.5 | - | - | 3.60 | |
| | | Resolution = 16 bits | | f _{ADC} = 37 MHz | SMP = 2.5 | 1 | - | 3.35 | |
| | | Resolution = 14 bits | | f _{ADC} = 50 MHz | SMP = 2.5 | 1 | - | 5.00 | |
| | | Resolution = 12 bits | T. = 125 °C | f _{ADC} = 50 MHz | SMP = 2.5 | 1 | - | 5.50 | |
| | Sampling rate for Direct | Resolution = 10 bits | T _J = 125 °C | f _{ADC} = 50 MHz | SMP = 1.5 | - | - | 7.10 | |
| | channels | Resolution = 8 bits | | f _{ADC} = 50 MHz | SMP = 1.5 | - | - | 8.30 | |
| | | Resolution = 14 bits | | f _{ADC} = 49 MHz | SMP = 1.5 | - | - | 4.90 | |
| | | Resolution = 12 bits | T = 140 °C | f _{ADC} = 50 MHz | SMP = 1.5 | - | - | 5.50 | |
| | | Resolution = 10 bits | T _J = 140 °C | f _{ADC} = 50 MHz | SMP = 1.5 | - | - | 6.70 | |
| | | Resolution = 8 bits | , | f _{ADC} = 50 MHz | SMP = 1.5 | - | - | 8.30 | |
| | | Resolution = 16 bits, V _{DDA} >2.5 V | T _J = 90 °C | f _{ADC} = 32 MHz | SMP = 2.5 | - | - | 2.90 | |
| | | Resolution = 16 bits | | f _{ADC} = 31 MHz | SMP = 2.5 | - | - | 2.80 | |
| f _s ⁽³⁾ | | Resolution = 14 bits | | f _{ADC} = 33 MHz | SMP = 2.5 | - | - | 3.30 | MSps |
| I _S (-7 | Sampling rate | Resolution = 12 bits | T - 405 %0 | f _{ADC} = 39 MHz | SMP = 2.5 | - | - | 4.30 | IVISPS |
| | for Fast channels | Resolution = 10 bits | - T _J = 125 °C | f _{ADC} = 48 MHz | SMP = 2.5 | - | - | 6.00 | |
| | | Resolution = 8 bits | | f _{ADC} = 50 MHz | SMP = 2.5 | - | - | 7.10 | |
| | | Resolution = 12 bits | | f _{ADC} = 37 MHz | SMP = 2.5 | - | - | 4.10 | |
| | | Resolution = 10 bits | T _J = 140 °C | f _{ADC} = 46 MHz | SMP = 2.5 | - | - | 5.70 | 1 |
| | | Resolution = 8 bits | | f _{ADC} = 50 MHz | SMP = 2.5 | - | - | 7.10 | |
| | | Resolution = 16 bits | T _J = 90 °C | | | - | - | | |
| | | resolution = 14 bits | | | | - | - | | |
| | Sampling rate | resolution = 12 bits | T - 405 %0 | | | - | - | | |
| | for Slow | resolution = 10 bits | T _J = 125 °C | f - 40 MH- | OMD - 4.5 | - | - | 4.00 | |
| | channels, BOOST = 0, | resolution = 8 bits | | f _{ADC} = 10 MHz | SMP = 1.5 | - | - | 1.00 | |
| | f _{ADC} = 10 MHz | resolution = 12 bits | | | | - | - | | |
| | | resolution = 10 bits | T _J = 140 °C | | | - | - | | |
| | | resolution = 8 bits | | | | - | - | | |
| t _{TRIG} | External trigger period | Resolution = 16 | bits | | | - | - | 10 | 1/ f _{ADC} |
| V _{AIN} ⁽⁴⁾ | Conversion voltage range | - | | | | 0 | - | V _{REF+} | ٧ |
| V _{CMIV} | Common mode input voltage | - | | | | V _{REF} /2 - 10% | V _{REF} / | V _{REF} /2 + 10% | V |



Table 79. 16-bit ADC characteristics⁽¹⁾⁽²⁾ (continued)

| Symbol | Parameter | Condition | ons | | Min | Тур | Max | Unit |
|---------------------------------|---|---|-----|---|-------------------|-----|--------|-------------------------|
| | | Resolution = 16 bits, T _J = 125 °C | - | - | - | - | 170 | |
| | | Resolution = 14 bits, T _J = 125 °C | - | - | - | - | 435 | |
| R _{AIN} ⁽⁵⁾ | External input impedance | Resolution = 12 bits, T _J =125 °C | - | - | - | - | 1,150 | Ω |
| | | Resolution = 10 bits, T _J = 125 °C | - | - | - | - | 5,650 | |
| | | Resolution = 8 bits, T _J = 125 °C | - | - | - | - | 26,500 | |
| C _{ADC} | Internal sample and hold capacitor ADCLED | | | - | 4 | - | pF | |
| t _{ADCVREG} _STUP | ADC LDO startup time | - | | | - | 5 | 10 | us |
| t _{STAB} | ADC Power-up time | LDO already started | | | 1 | - | - | conver sion cycle |
| t _{CAL} | Offset and linearity calibration time | - | | | 1 | | | 1/f _{ADC} |
| t _{OFF} _ | Offset calibration time | - | | | 1,280 | | | 1/f _{ADC} |
| | Trigger | CKMODE = 00 | | | 1.5 | 2 | 2.5 | |
| | conversion latency regular | CKMODE = 01 | | | - | - | 2.5 | 1 15 |
| t _{LATR} | and injected channels without | CKMODE = 10 | | | - | - | 2.5 | 1/f _{ADC} |
| | conversion abort | CKMODE = 11 | | | - | - | 2.25 | |
| | Trigger | CKMODE = 00 | | | 2.5 | 3 | 3.5 | |
| | conversion latency regular | CKMODE = 01 | | | - | - | 3.5 | |
| t _{LATRINJ} | injected channels | CKMODE = 10 | | | - | - | 3.5 | 1/f _{ADC} |
| | aborting a regular conversion | CKMODE = 11 | | | - | - | 3.25 | |
| t _S | Sampling time | - | | | 1.5 | - | 810.5 | 1/f _{ADC} |
| t _{CONV} | Total conversion time (including sampling time) | Resolution = N bits | | | ts + 0.5 + N/2 | - | - | 1/f _{ADC} |

Table 79. 16-bit ADC characteristics⁽¹⁾⁽²⁾ (continued)

| Symbol | ymbol Parameter Conditions | | | | Min | Тур | Max | Unit |
|------------------------------|---|---|---|---|-----|-------|-----|------|
| | ADC | Resolution = 16 bits, f _{ADC} = 25 MHz | - | - | - | 1,440 | - | |
| | consumption on V _{DDA} , BOOST=11, | Resolution = 14 bits, f _{ADC} = 30 MHz | - | - | - | 1,350 | - | |
| | BOOST=11, Differential mode | Resolution = 12 bits, f _{ADC} = 40 MHz | - | - | - | 990 | - | |
| | ADC consumption on VDDA, BOOST=10, | Resolution = 16 bits | - | - | - | 1,080 | - | |
| | | Resolution = 14 bits | - | - | - | 810 | - | |
| I _{DDA_D} | BOOST=10, Differential mode, f _{ADC} = 25 MHz | Resolution = 12 bits | - | - | - | 585 | - | |
| 'DDA_D (ADC) | ADC | Resolution = 16 bits | - | - | - | 630 | 1 | |
| | consumption on V _{DDA} , | Resolution = 14 bits | - | - | - | 432 | - | |
| | BOOST=01, Differential mode, f _{ADC} = 12.5 MHz | Resolution = 12 bits | - | - | - | 315 | - | |
| | ADC | Resolution = 16 bits | - | - | - | 360 | - | |
| | consumption on V _{DDA} , BOOST=00, | Resolution = 14 bits | - | - | - | 270 | - | |
| | BOOST=00, Differential mode, f _{ADC} = 6.25 MHz | Resolution = 12 bits | - | - | - | 225 | - | |
| | ADC | Resolution = 16 bits, f _{ADC} =25 MHz | - | - | - | 720 | - | |
| | consumption on - | Resolution = 14 bits, f _{ADC} =30 MHz | - | - | - | 675 | - | |
| | BOOST=11, Single-ended mode | Resolution = 12 bits, f _{ADC} =40 MHz | - | - | - | 495 | ı | μA |
| | ADC consumption on | Resolution = 16 bits | - | - | - | 540 | 1 | |
| | V_{DDA} , | Resolution = 14 bits | - | - | - | 405 | ı | |
| | BOOST=10, Singl-ended mode, f _{ADC} = 25 MHz | Resolution = 12 bits | - | - | - | 292.5 | 1 | |
| I _{DDA} SE (ADC) | ADC consumption on | Resolution = 16 bits | - | - | - | 315 | 1 | |
| | V _{DDA} , BOOST=01, | Resolution = 14 bits | - | - | - | 216 | ı | |
| | Single-ended mode, f _{ADC} = 12.5 MHz | Resolution = 12 bits | - | - | - | 157.5 | 1 | |
| | ADC | Resolution = 16 bits | - | - | - | 180 | - | |
| | consumption on - | Resolution = 14 bits | - | - | - | 135 | - | |
| | BOOST=00, Single-ended mode f _{ADC} =6.25 MHz | Resolution = 12 bits | - | - | - | 112.5 | - | |
| | | f _{ADC} =50 MHz | - | - | - | 400 | ı | |
| | ADC | f _{ADC} =25 MHz | - | - | - | 220 | - | |
| I _{DD} (ADC) | consumption on | f _{ADC} =12.5 MHz | - | - | - | 180 | - | |
| | V _{DD} | f _{ADC} =6.25 MHz | - | - | - | 120 | - | |
| | | f _{ADC} =3.125 MHz | - | - | - | 80 | - | |

^{1.} Guaranteed by design.

^{2.} The voltage booster on ADC switches must be used for V_{DDA} < 2.4 V (embedded I/O switches).



3. These values are valid for TFBGA100, UFBGA169 and UFBGA176+25 packages and one ADC. The values for other packages and multiple ADCs may be different.

- 4. Depending on the package, V_{REF+} can be internally connected to V_{DDA} and V_{REF-} to V_{SSA-}
- 5. The tolerance is 10 LSBs for 16-bit resolution, 4 LSBs for 14-bit resolution, and 2 LSBs for 12-bit, 10-bit and 8-bit resolutions.

Table 80. Minimum sampling time vs R_{AIN} (16-bit ADC)⁽¹⁾⁽²⁾

| | | Min | Minimum sampling time (s) | | | | | |
|------------|----------|--------------------------------|------------------------------|------------------------------|--|--|--|--|
| Resolution | RAIN (Ω) | Direct channels ⁽³⁾ | Fast channels ⁽⁴⁾ | Slow channels ⁽⁵⁾ | | | | |
| 16 bits | 47 | 7.37E-08 | 1.14E-07 | 1.72E-07 | | | | |
| | 47 | 6.29E-08 | 9.74E-08 | 1.55E-07 | | | | |
| | 68 | 6.84E-08 | 1.02E-07 | 1.58E-07 | | | | |
| 14 bits | 100 | 7.80E-08 | 1.12E-07 | 1.62E-07 | | | | |
| | 150 | 9.86E-08 | 1.32E-07 | 1.80E-07 | | | | |
| | 220 | 1.32E-07 | 1.61E-07 | 2.01E-07 | | | | |
| | 47 | 5.32E-08 | 8.00E-08 | 1.29E-07 | | | | |
| | 68 | 5.74E-08 | 8.50E-08 | 1.32E-07 | | | | |
| | 100 | 6.58E-08 | 9.31E-08 | 1.40E-07 | | | | |
| 12 bits | 150 | 8.37E-08 | 1.10E-07 | 1.51E-07 | | | | |
| 12 Dits | 220 | 1.11E-07 | 1.34E-07 | 1.73E-07 | | | | |
| | 330 | 1.56E-07 | 1.78E-07 | 2.14E-07 | | | | |
| | 470 | 2.16E-07 | 2.39E-07 | 2.68E-07 | | | | |
| | 680 | 3.01E-07 | 3.29E-07 | 3.54E-07 | | | | |
| | 47 | 4.34E-08 | 6.51E-08 | 1.08E-07 | | | | |
| | 68 | 4.68E-08 | 6.89E-08 | 1.11E-07 | | | | |
| | 100 | 5.35E-08 | 7.55E-08 | 1.16E-07 | | | | |
| | 150 | 6.68E-08 | 8.77E-08 | 1.26E-07 | | | | |
| | 220 | 8.80E-08 | 1.08E-07 | 1.40E-07 | | | | |
| 40 hita | 330 | 1.24E-07 | 1.43E-07 | 1.71E-07 | | | | |
| 10 bits | 470 | 1.69E-07 | 1.89E-07 | 2.13E-07 | | | | |
| | 680 | 2.38E-07 | 2.60E-07 | 2.80E-07 | | | | |
| | 1000 | 3.45E-07 | 3.66E-07 | 3.84E-07 | | | | |
| | 1500 | 5.15E-07 | 5.35E-07 | 5.48E-07 | | | | |
| | 2200 | 7.42E-07 | 7.75E-07 | 7.78E-07 | | | | |
| | 3300 | 1.10E-06 | 1.14E-06 | 1.14E-06 | | | | |

Table 80. Minimum sampling time vs R_{AIN} (16-bit ADC)⁽¹⁾⁽²⁾ (continued)

| | | Mini | mum sampling tim | ne (s) |
|------------|----------|-----------------------------------|------------------------------|------------------------------|
| Resolution | RAIN (Ω) | Direct channels ⁽³⁾ | Fast channels ⁽⁴⁾ | Slow channels ⁽⁵⁾ |
| | 47 | 3.32E-08 | 5.10E-08 | 8.61E-08 |
| | 68 | 3.59E-08 | 5.35E-08 | 8.83E-08 |
| | 100 | 4.10E-08 | 5.83E-08 | 9.22E-08 |
| | 150 | 5.06E-08 | 6.76E-08 | 9.95E-08 |
| | 220 | 6.61E-08 | 8.22E-08 | 1.11E-07 |
| | 330 | 9.17E-08 | 1.08E-07 | 1.32E-07 |
| | 470 | 1.24E-07 | 1.40E-07 | 1.63E-07 |
| 8 bits | 680 | 1.74E-07 | 1.91E-07 | 2.12E-07 |
| o bits | 1000 | 2.53E-07 | 2.70E-07 | 2.85E-07 |
| | 1500 | 3.73E-07 | 3.93E-07 | 4.05E-07 |
| | 2200 | 5.39E-07 | 5.67E-07 | 5.75E-07 |
| | 3300 | 8.02E-07 | 8.36E-07 | 8.38E-07 |
| | 4700 | 1.13E-06 | 1.18E-06 | 1.18E-06 |
| | 6800 | 1.62E-06 | 1.69E-06 | 1.68E-06 |
| | 10000 | 2.36E-06 | 2.47E-06 | 2.45E-06 |
| | 15000 | 3.50E-06 | 3.69E-06 | 3.65E-06 |

^{1.} Guaranteed by design.

^{2.} Data valid at up to 130 °C, with a 47 pF PCB capacitor, and V_{DDA} =1.6 V.

^{3.} Direct channels are connected to analog I/Os (PA0_C, PA1_C, PC2_C and PC3_C) to optimize ADC performance.

^{4.} Fast channels correspond to PA6, PB1, PC4, PF11, PF13 for ADCx_INPx, and to PA7, PB0, PC5, PF12, PF14 for ADCx_INNx.

^{5.} Slow channels correspond to all ADC inputs except for the Direct and Fast channels.

Table 81. 16-bit ADC accuracy⁽¹⁾⁽²⁾

| Symbol | Parameter | Cor | nditions ⁽³⁾ | Min | Тур | Max | Unit |
|--------|------------------------------|---|-------------------------|--------------|---------|-----|------|
| | | Direct | Single ended | - | +10/–20 | - | |
| | | channel | Differential | - | ±15 | - | |
| ГТ | Totaladadiatad awaa | Cost sharpel | Single ended | - | +10/–20 | - | |
| ET | Total undadjusted error | Fast channel | Differential | - | ±15 | - | |
| | | Sic | Slow | Single ended | - | ±10 | - |
| | | channel | Differential | | ±10 | - | |
| EO | Offset error | | - | - | ±10 | - | |
| EG | Gain error | | - | - | ±15 | - | LSB |
| ED | Differential linearity error | Sin | gle ended | - | +3/–1 | - | LSB |
| ED | Differential fifteanty error | Di | fferential | - | +4.5/–1 | - | |
| | | Direct | Single ended | - | ±11 | - | |
| | | channel | Differential | - | ±7 | - | |
| EL | Integral linearity error | L Integral linearity error Fast channel | Single ended | - | ±13 | - | |
| EL | | | rasi channei | Differential | - | ±7 | - |
| | | Slow | Single ended | - | ±10 | - | |
| | | channel | Differential | - | ±6 | - | |
| ENOB | Effective number of bits | Sin | gle ended | - | 12.2 | - | Bits |
| ENOB | Enective number of bits | Di | fferential | - | 13.2 | - | DIIS |
| SINAD | Signal-to-noise and | Sin | gle ended | - | 75.2 | - | |
| SINAD | distortion ratio | Di | fferential | - | 81.2 | - | |
| SNR | Signal-to-noise ratio | Sin | gle ended | - | 77.0 | - | dB |
| SINK | Signal-to-noise ratio | Di | fferential | - | 81.0 | - | ub |
| THD | Total harmonic distortion | Sin | gle ended | - | 87 | - | |
| וחט | Total Halffloriic distortion | Di | fferential | - | 90 | - | |

^{1.} Guaranteed by characterization results for BGA packages. The values for LQFP packages might differ.

Note:

ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ does not affect the ADC accuracy.

^{2.} ADC DC accuracy values are measured after internal calibration.

^{3.} ADC clock frequency = 25 MHz, ADC resolution = 16 bits, $V_{DDA}=V_{REF+}=3.3$ V, BOOST=11 and 16-bit mode.




Figure 37. ADC accuracy characteristics (12-bit resolution)

- 1. Example of an actual transfer curve.
- 2. Ideal transfer curve.
- End point correlation line.
- E_T = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. EO = Offset Error: deviation between the first actual transition and the first ideal one. EG = Gain Error: deviation between the last ideal transition and the last actual one.

ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one. EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.




Figure 38. Typical connection diagram using the ADC


- 1. Refer to Table 79 for the values of R_{AIN} , R_{ADC} and C_{ADC} .
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF). A high $C_{parasitic}$ value downgrades conversion accuracy. To remedy this, f_{ADC} should be reduced.

DS13314 Rev 2 163/228

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 39 or Figure 40, depending on whether V_{RFF+} is connected to V_{DDA} or not. The 100 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

Figure 39. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})



When V_{REF^+} and V_{REF^-} inputs are not available, they are internally connected to V_{DDA} and V_{SSA} , respectively.

Figure 40. Power supply and reference decoupling (V_{REF+} connected to V_{DDA}) STM32 \square $V_{REF+}/V_{DDA}^{(1)}$ $1 \mu F // 100 nF$ $V_{REF} / V_{SSA}^{(1)}$ MSv50649V1

When V_{REF^+} and V_{REF^-} inputs are not available, they are internally connected to V_{DDA} and V_{SSA} , respectively.

6.3.22 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 82*, *Table 83* and *Table 84* are derived from tests performed under the ambient temperature and V_{DDA} supply voltage conditions summarized in *Table 12: General operating conditions*. In *Table 82*, *Table 83* and *Table 84*, f_{ADC} refers to $f_{adc_ker_ck}$.

Table 82. 12-bit ADC characteristics⁽¹⁾⁽²⁾

| Sym- bol | Parameter | | Conditions | | | | | | | Max | Unit |
|-------------------------------|---|------------|---|----------------------------------|----------------------------------|---|------------------|------------------|---|------|------|
| V _{DDA} | Analog power supply for ADC ON | | | - | | 1.62 | - | 3.6 | | | |
| V _{REF+} | Positive reference voltage | | | | 1.62 | - | V _{DDA} | V | | | |
| V _{REF} - | Negative reference voltage | | | - | | | | V _{SSA} | - | 1 | |
| f _{ADC} | ADC clock frequency | | | 1,62 V ≤ V _{DDA} : | ≤ 3.6 V | | | 1.5 | - | 75 | MHz |
| | | | Continuous and | 2.4 V ≤ V _{DDA} ≤ 3.6 V | | f _{ADC} = 75 MHz | | - | - | 5 | |
| | | Resolution | Discontinuous mode ⁽⁵⁾ | 1.6V ≤ V _{DDA} ≤ 3.6 V | 40 °C < T < 120 °C | f _{ADC} = 60 MHz | SMP | - | - | 4 | |
| | | = 12 bits | Cia ala mada | 2.4 V ≤ V _{DDA} ≤ 3.6 V | _40 °C ≤ T _J ≤ 130 °C | f _{ADC} = 50 MHz ⁽⁶⁾ | = 2.5 | - | - | 3.33 | |
| | | | Single mode | 1.6 V ≤ V _{DDA} ≤ 3.6 V | | f _{ADC} = 38 MHz ⁽⁶⁾ | | - | - | 2.53 | |
| | | Resolution | Continuous and Discontinuous mode ⁽⁵⁾ | 1.6V ≤ V _{DDA} ≤ 3.6V | | f _{ADC} = 75 MHz | SMP | - | - | 5.77 | |
| | | = 10 bits | Cinala mada | 2.4 V ≤ V _{DDA} ≤ 3.6 V | –40 °C ≤ T _J ≤ 130 °C | f _{ADC} = 58 MHz ⁽⁶⁾ | = 2.5 | - | - | 4.46 | |
| f _S ⁽⁴⁾ | Sampling rate for | | Single mode | 1.6V ≤ V _{DDA} ≤ 3.6V | | f _{ADC} = 42 MHz ⁽⁶⁾ | | - | - | 3.23 | MSPS |
| J | Direct channels | Resolution | Continuous and Discontinuous mode ⁽⁵⁾ | 1.6V ≤ V _{DDA} ≤ 3.6V | | f _{ADC} = 75 MHz | SMP | - | - | 6.82 | |
| | | = 8 bits | Cinala mada | 2.4 V ≤ V _{DDA} ≤ 3.6 V | –40 °C ≤ T _J ≤ 130 °C | f _{ADC} = 67 MHz ⁽⁶⁾ | = 2.5 | - | - | 6.09 | |
| | | | Single mode | 1.6V ≤ V _{DDA} ≤ 3.6V | | f _{ADC} = 48 MHz ⁽⁶⁾ | - | - | - | 4.36 | |
| | | Resolution | Continuous and Discontinuous mode ⁽⁵⁾ | 1.6V ≤ V _{DDA} ≤ 3.6V | | f _{ADC} = 75 MHz | SMP | - | - | 8.33 | |
| | | = 6 bits | Single mode | 2.4 V ≤ V _{DDA} ≤ 3.6 V | –40 °C ≤ T _J ≤ 130 °C | f _{ADC} = 75 MHz ⁽⁶⁾ | SMP - 2.5 | - | - | 8.33 | |
| | | | Single mode | 1.6V ≤ V _{DDA} ≤ 3.6V | | f _{ADC} = 55 MHz ⁽⁶⁾ | | - | - | 6.11 | |

Table 82. 12-bit ADC characteristics⁽¹⁾⁽²⁾ (continued)

| Sym- bol | Parameter | | | Condition | acteristics (/ / | ` | | Min | Тур | Max | Unit | |
|-------------------------------|---------------------------------|-------------------------|---|----------------------------------|----------------------------------|---|--|--------------------------------|---------------------|------------------------------|--------------------|--|
| | | | Continuous and | 2.4 V ≤ V _{DDA} ≤ 3.6 V | | f _{ADC} = 65 MHz | | - | - | 4.33 | | |
| | | Decelution | Discontinuous mode ⁽⁵⁾ | 1.6V ≤ V _{DDA} ≤ 3.6V | | f _{ADC} = 58 MHz | SMP | - | - | 3.87 | | |
| | | Resolution = 12 bits | | 2.4 V ≤ V _{DDA} ≤ 3.6 V | –40 °C ≤ T _J ≤ 130 °C | f _{ADC} = 32 MHz ⁽⁶⁾ | = 2.5 | - | - | 2.13 | | |
| | | | | Single mode | 1.6V ≤ V _{DDA} ≤ 3.6V | | f _{ADC} = 26 MHz ⁽⁶⁾ | | - | - | 1.73 | |
| | | | Continuous and Discontinuous mode ⁽⁵⁾ | 1.6V ≤ V _{DDA} ≤ 3.6V | | f _{ADC} = 75 MHz | | - | - | 5.77 | MSPS | |
| | | Resolution = 10 bits | | 2.4 V ≤ V _{DDA} ≤ 3.6 V | –40 °C ≤ T _J ≤ 130 °C | f _{ADC} = 36 MHz ⁽⁶⁾ | SMP = 2.5 | - | - | 2.77 | | |
| | Sampling rate for fast | | Single mode | 1.6V ≤ V _{DDA} ≤ 3.6V | | f _{ADC} = 30 MHz ⁽⁶⁾ | | - | - | 2.31 | | |
| f _S ⁽⁴⁾ | channels (VIN[0:5]) | | Continuous and Discontinuous mode ⁽⁵⁾ | 1.6V ≤ V _{DDA} ≤ 3.6V | | f _{ADC} = 75 MHz | | - | - | 6.82 | | |
| (conti- nued) | | Resolution = 8 bits | | 2.4 V ≤ V _{DDA} ≤ 3.6 V | -40 °C ≤ T _J ≤ 130 °C | f _{ADC} =44 MHz ⁽⁶⁾ | SMP = 2.5 | - | - | 4.00 | | |
| | | | Single mode | 1.6V ≤ V _{DDA} ≤ 3.6V | | f _{ADC} = 35 MHz ⁽⁶⁾ | | - | - | 3.18 | | |
| | | | Continuous and Discontinuous mode ⁽⁵⁾ | 1.6V ≤ V _{DDA} ≤ 3.6V | | f _{ADC} = 75 MHz | | - | - | 8.33 | | |
| | | Resolution = 6 bits | | 2.4 V ≤ V _{DDA} ≤ 3.6 V | -40 °C ≤ T _J ≤ 130 °C | f _{ADC} = 56 MHz ⁽⁶⁾ | SMP = 2.5 | - | - | 6.22 | | |
| | | | Single mode | 1.6V ≤ V _{DDA} ≤ 3.6V | | f _{ADC} = 42 MHz ⁽⁶⁾ | | - | - | 4.66 | - | |
| | | Resolution = 12 bits | | | | | | - | - | 1.00 | | |
| | Sampling | Resolution = 10 bits | | | | f _{ADC} = 15 | SMP | - | - | 1.28 | | |
| | rate for slow channels | Resolution = 8 bits | - | - | -40 °C ≤ T _J ≤ 130 °C | f _{ADC} = 15 MHz ⁽⁶⁾ | = 2.5 | - | - | 1.63 | | |
| | | Resolution = 6 bits | | | | | | - | - | 2.08 | | |
| t _{TRIG} | External trigger period | | , | Resolution = 1 | 2 bits | | | - | - | 15 | 1/f _{ADC} | |
| V _{AIN} | Conversion voltage range | | | - | | | | 0 | - | V _{REF+} | | |
| V _{CMIV} | Common mode input voltage | | | - | | | | V _{REF} /2- 10% | V _{REF} /2 | V _{REF} /2 + 10% | - V | |
| | | | | Resolution = 12 bits, | T _J = 125 °C | | | - | - | 220 | Ω | |
| R _{AIN} | External input | | | Resolution = 10 bits, | | | | - | - | 2100 | | |
| ν., | nput jimpedance | | | Resolution = 8 bits, | | | | - | - | 12000 | | |
| | | | | Resolution = 6 bits, | T _J = 125 °C | | | - | - | 80000 | | |

Table 82. 12-bit ADC characteristics⁽¹⁾⁽²⁾ (continued)

| Sym- bol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------------------|--|---------------------------|--------------------------|-----|-------|--------------------------|
| C _{ADC} | Internal sample and hold capacitor | - | - | 5 | - | pF |
| t _{ADCV} REG_ STUP | ADC LDO startup time | - | - | 5 | 10 | μs |
| t _{STAB} | ADC power- up time | LDO already started | 1 | - | - | con- version cycle |
| t _{OFF} _ | Offset calibration time | - | 135 | - | - | |
| | Trigger | CKMODE = 00 | 1.5 | 2 | 2.5 | |
| | conversion latency for | CKMODE = 01 | - | - | 2.5 | |
| t _{LATR} | regular and injected | CKMODE = 10 | - | - | 2.5 | |
| | channels without aborting the conversion | CKMODE = 11 | - | - | 2.25 | |
| | Trigger | CKMODE = 00 | 2.5 | 3 | 3.5 | |
| | conversion latency for | CKMODE = 01 | - | - | 3.5 | 1/f _{ADC} |
| t _{LATR} | regular and injected | CKMODE = 10 | - | - | 3.5 | ···ADC |
| INJ | channels when a regular conversion is aborted | CKMODE = 11 | - | - | 3.25 | |
| t _S | Sampling time | - | 2.5 | - | 640.5 | |
| t _{CONV} | Total conversion time (including sampling time) | N-bits resolution | t _S + 0.5 + N | - | - | |
| | ADC | f _S = 5 MSPS | - | 430 | - | |
| I _{DDA} _ | consumption on V _{DDA} and | f _S = 1 MSPS | - | 133 | - | |
| D(ADC) | V _{REF} , Differential mode | f _S = 0.1 MSPS | - | 51 | - | |
| | ADC | f _S = 5 MSPS | - | 350 | - | μA |
| I _{DDA} _ SE | consumption on V _{DDA} and | f _S = 1 MSPS | - | 122 | - | |
| (ADC) | V _{REF} , Single- ended mode | f _S = 0.1 MSPS | - | 47 | - | |
| I _{DD} (ADC) | ADC consumption on V _{DD} per f _{ADC} | - | - | 2.4 | - | μΑ/ MHz |

- 1. Guaranteed by design.
- 2. The voltage booster on ADC switches must be used for V_{DDA} < 2.4 V (embedded I/O switches).
- 3. Depending on the package, VREF+ can be internally connected to V_{DDA} and VREF- to V_{SSA} .
- 4. Guaranteed by characterization for BGA and CSP packages. The values for LQFP packages may be different.



- 5. The conversion of the first element in the group is excluded.
- 6. f_{ADC} value corresponds to the maximum frequency that can be reached considering a 2.5 sampling period. For other SMPy sampling periods, the maximum frequency is f_{ADC} value * SMPy / 2.5 with a limitation to 75 MHz.
- 7. The tolerance is 2 LSBs for 12-bit, 10-bit and 8-bit resolutions. It is otherwise specified.

Table 83. Minimum sampling time vs R_{AIN} (12-bit ADC)⁽¹⁾⁽²⁾

| Resolution | P. (0) | Minimu | um sampling time (s |) |
|------------|------------------------------|--------------------------------|------------------------------|------------------------------|
| Resolution | R _{AIN} (Ω) | Direct channels ⁽³⁾ | Fast channels ⁽⁴⁾ | Slow channels ⁽⁵⁾ |
| | 47 | 5.55E-08 | 7.04E-08 | 1.03E-07 |
| | 68 | 5.76E-08 | 7.22E-08 | 1.05E-07 |
| | 100 | 6.17E-08 | 7.65E-08 | 1.07E-07 |
| 12 bits | 150 | 7.02E-08 | 8.45E-08 | 1.13E-07 |
| 12 0118 | 220 | 8.59E-08 | 1.00E-07 | 1.22E-07 |
| | 330 | 1.11E-07 | 1.26E-07 | 1.41E-07 |
| | 470 | 1.46E-07 | 1.61E-07 | 1.69E-07 |
| | 680 | 1.98E-07 | 2.17E-07 | 2.25E-07 |
| | 47 | 4.90E-08 | 6.06E-08 | 8.77E-08 |
| | 68 | 5.07E-08 | 6.27E-08 | 8.95E-08 |
| | 100 | 5.41E-08 | 6.67E-08 | 9.22E-08 |
| | 150 | 6.18E-08 | 7.50E-08 | 9.59E-08 |
| | 220 | 7.51E-08 | 8.70E-08 | 1.04E-07 |
| 10 bits | 330 | 9.46E-08 | 1.07E-07 | 1.17E-07 |
| TO DIES | 470 | 1.22E-07 | 1.34E-07 | 1.42E-07 |
| | 680 | 1.63E-07 | 1.77E-07 | 1.86E-07 |
| | 1000 | 2.27E-07 | 2.42E-07 | 2.43E-07 |
| | 1500 | 3.27E-07 | 3.40E-07 | 3.35E-07 |
| | 2200 | 4.53E-07 | 4.86E-07 | 4.73E-07 |
| | 3300 | 6.56E-07 | 6.93E-07 | 6.72E-07 |

Table 83. Minimum sampling time vs R_{AIN} (12-bit ADC)⁽¹⁾⁽²⁾ (continued)

| Događania u | _ | Minim | um sampling time (s | |
|-------------|------------------------------|--------------------------------|------------------------------|------------------------------|
| Resolution | R _{AIN} (Ω) | Direct channels ⁽³⁾ | Fast channels ⁽⁴⁾ | Slow channels ⁽⁵⁾ |
| | 47 | 4.35E-08 | 5.31E-08 | 7.36E-08 |
| | 68 | 4.47E-08 | 5.48E-08 | 7.47E-08 |
| | 100 | 4.72E-08 | 5.79E-08 | 7.63E-08 |
| | 150 | 5.33E-08 | 6.35E-08 | 7.88E-08 |
| | 220 | 6.26E-08 | 7.26E-08 | 8.47E-08 |
| | 330 | 7.84E-08 | 8.80E-08 | 9.48E-08 |
| | 470 | 9.80E-08 | 1.07E-07 | 1.14E-07 |
| 8 bits | 680 | 1.28E-07 | 1.39E-07 | 1.43E-07 |
| o bits | 1000 | 1.76E-07 | 1.88E-07 | 1.90E-07 |
| | 1500 | 2.49E-07 | 2.66E-07 | 2.64E-07 |
| | 2200 | 3.50E-07 | 3.63E-07 | 3.63E-07 |
| | 3300 | 5.09E-07 | 5.27E-07 | 5.24E-07 |
| | 4700 | 7.00E-07 | 7.28E-07 | 7.09E-07 |
| | 6800 | 9.84E-07 | 1.03E-06 | 1.00E-06 |
| | 10000 | 1.43E-06 | 1.48E-06 | 1.44E-06 |
| | 15000 | 2.10E-06 | 2.18E-06 | 2.11E-06 |
| | 47 | 3.79E-08 | 4.58E-08 | 5.74E-08 |
| | 68 | 3.88E-08 | 4.69E-08 | 5.81E-08 |
| | 100 | 4.09E-08 | 4.89E-08 | 5.93E-08 |
| | 150 | 4.48E-08 | 5.25E-08 | 6.14E-08 |
| | 220 | 5.07E-08 | 5.81E-08 | 6.58E-08 |
| | 330 | 6.04E-08 | 6.79E-08 | 7.46E-08 |
| | 470 | 7.37E-08 | 8.10E-08 | 8.60E-08 |
| 6 hita | 680 | 9.31E-08 | 1.01E-07 | 1.04E-07 |
| 6 bits | 1000 | 1.23E-07 | 1.32E-07 | 1.34E-07 |
| | 1500 | 1.71E-07 | 1.82E-07 | 1.82E-07 |
| | 2200 | 2.39E-07 | 2.50E-07 | 2.49E-07 |
| | 3300 | 3.43E-07 | 3.57E-07 | 3.49E-07 |
| | 4700 | 4.72E-07 | 4.92E-07 | 4.81E-07 |
| | 6800 | 6.65E-07 | 6.89E-07 | 6.68E-07 |
| | 10000 | 9.54E-07 | 9.88E-07 | 9.54E-07 |
| | 15000 | 1.40E-06 | 1.45E-06 | 1.39E-06 |

^{1.} Guaranteed by design.

^{2.} Data valid up to 130 °C, with a 22 pF PCB capacitor and V_{DDA} = 1.62 V.



DS13314 Rev 2 169/228

- 3. Direct channels are connected to analog I/Os (PA0_C, PA1_C, PC2_C and PC3_C) to optimize ADC performance.
- 4. Fast channels correspond to ADCx_INx[0:5].
- 5. Slow channels correspond to all ADC inputs except for the Direct and Fast channels.

Table 84. 12-bit ADC accuracy⁽¹⁾⁽²⁾

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|--------|----------------------------|----------------|-----------------|-----|-------------|--------------|------|
| | | Direct channel | Single ended | - | 3.5 | 5 | |
| | | | Differential | - | 2.5 | 3 | |
| ET | Total unadjusted | Fast channel | Single ended | - | 3.5 | 5 | |
| | error | | Differential | - | 2.5 | 3 | |
| | | Slow channel | Single ended | - | 3.5 | 5 | |
| | | | Differential | - | 2.5 | 3 | |
| EO | Offset error | - | | - | +/-2 | +/-5 | |
| EG | Gain error | - | | - | TBD (3) | - | |
| - FD | Differential | Single ended | Single ended | | +/- 0.75 | +1.5/- 1 | ±LSB |
| ED | linearity error | | | - | +/-0.5 | +1.25 /-1 | |
| | | Direct channel | Single ended | - | +/-1 | +/-2.5 | |
| | | | Differential | - | +/-1 | +/-2 | |
| EL | Integral linearity | Fast channel | Single ended | - | +/-1 | +/-2.5 | |
| | error | | Differential | - | +/-1 | +/-2 | |
| | | Slow channel | Single ended | - | +/-1 | +/-2.5 | |
| | | | Differential | - | +/-1 | +/-2 | |
| ENOB | Effective number of | Single ended | | - | 11.2 | - | bits |
| ENOB | bits | Differential | | - | 11.5 | - | טונס |
| | Signal-to- | Single ended | | - | 68.9 | - | |
| SINAD | noise and distortion ratio | Differential | | - | 71.1 | - | |
| CND | Signal-to- | Single ended | | - | 69.1 | - | dB |
| SNR | noise ratio | Differential | | - | 71.4 | - | |
| TUD | Total | Single ended | _ | - | -79.6 | - | |
| THD | harmonic distortion | Differential | | - | -81.8 | - | |

- Guaranteed by characterization for BGA packages. The maximum values are preliminary data. The values for LQFP
 packages may be different.
- 2. ADC DC accuracy values are measured after internal calibration in Continuous and Discontinuous mode.
- 3. TBD stands for "to be defined".

6.3.23 DAC characteristics

Table 85. DAC characteristics⁽¹⁾

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit | |
|------------------------------------|--|--|-------------------------------|------|-----------|--------------------------|------|--|
| V_{DDA} | Analog supply voltage | - | - | | 3.3 | 3.6 | | |
| V _{REF+} | Positive reference voltage | - | | 1.80 | - | V_{DDA} | V | |
| V _{REF-} | Negative reference voltage | - | | 1 | V_{SSA} | - | | |
| R_L | Resistive Load | DAC output buffer | connected to V _{SSA} | 5 | ı | - | | |
| 11 | resistive Load | ON | connected to V _{DDA} | 25 | ı | - | kΩ | |
| R _O | Output Impedance | DAC output buf | fer OFF | 10.3 | 13 | 16 | | |
| Б | Output impedance sample and hold mode, | DAC output buffer | V _{DD} = 2.7 V | - | 1 | 1.6 | 1.0 | |
| R _{BON} | output buffer ON | ÓN | V _{DD} = 2.0 V | - | - | 2.6 | kΩ | |
| - | Output impedance | DAC output buffer | V _{DD} = 2.7 V | - | - | 17.8 | | |
| R _{BOFF} | sample and hold mode, output buffer OFF | OFF | V _{DD} = 2.0 V | | - | 18.7 | kΩ | |
| C _L | Capacitive Load | DAC output buffer OFF | | - | - | 50 | pF | |
| C _{SH} | Capacitive Load | Sample and Ho | ld mode | - | 0.1 | 1 | μF | |
| V _{DAC_OUT} | Voltage on DAC_OUT output | DAC output bu | ffer ON | 0.2 | - | V _{DDA} -0.2 | V | |
| _ | σαιραί | DAC output buf | fer OFF | 0 | - | V _{REF+} | | |
| | Cottling time (full apple) | | ±0.5 LSB | - | 2.05 | 3 | | |
| | Settling time (full scale: for a 12-bit code transition | Normal mode, DAC | ±1 LSB | - | 1.97 | 2.87 | | |
| | between the lowest and the highest input codes | output buffer ON, C _L ≤ 50 pF, | ±2 LSB | - | 1.67 | 2.84 | | |
| t _{SETTLING} | when DAC_OUT reaches | R _L ≥ 5 kΩ | ±4 LSB | - | 1.66 | 2.78 | μs | |
| | the final value of ±0.5LSB, ±1LSB, ±2LSB, ±4LSB, | | ±8 LSB | - | 1.65 | 2.7 | | |
| | ±8LSB) | Normal mode, DAC OFF, ±1LSB C _L | | 1 | 1.7 | 2 | | |
| . (2) | Wakeup time from off state (setting the ENx bit | Normal mode, DAC output buffe ON, C _L ≤ 50 pF, R _L = 5 kΩ | | - | 5 | 7.5 | | |
| t _{WAKEUP} ⁽²⁾ | in the DAC Control register) until the final value of ±1LSB is reached | Normal mode, DAC of OFF, C _L ≤ 1 | | 2 | | 5 | μs | |
| PSRR | DC V _{DDA} supply rejection ratio | Normal mode, DAC ON, $C_L \le 50 \text{ pF}$, | | - | -80 | -28 | dB | |



Table 85. DAC characteristics⁽¹⁾ (continued)

| Symbol | Parameter | Condition | าร | Min | Тур | Max | Unit |
|------------------------|---|---|--|-----|---|------|------|
| | Sampling time in Sample and Hold mode | MODE<2:0>_V12 (BUFFER (| | - | 0.7 | 2.6 | - ms |
| t _{SAMP} | C _L =100 nF (code transition between the lowest input code and | MODE<2:0>_V (BUFFER C | | - | 11.5 | 18.7 | 1113 |
| | the highest input code when DAC_OUT reaches the ±1LSB final value) | MODE<2:0>_V12=111 (INTERNAL BUFFER OFF) | | - | 0.3 | 0.6 | μs |
| I _{leak} | Output leakage current | - | | | (3) | | nA |
| C _{lint} | Internal sample and hold capacitor | - | | 1.8 | 2.2 | 2.6 | pF |
| t _{TRIM} | Middle code offset trim time | Minimum time to ve | rify the each | 50 | - | - | μs |
| V | Middle code offset for 1 | V _{REF+} = 3. | 6 V | - | 850 | - | μV |
| V _{offset} | trim code step | V _{REF+} = 1.5 | 8 V | - | 425 | - | μν |
| | | DAC output buffer | No load, middle code (0x800) | - | 360 | - | |
| | DAC quiescent consumption from V _{DDA} | ON | No load, worst code - 490 (0xF1C) | 490 | - | | |
| I _{DDA(DAC)} | | DAC output buffer OFF | No load, middle/ worst code (0x800) | - | 20 | - | |
| | | Sample and Hol C _{SH} =100 | | - | 360*T _{ON} / (T _{ON} +T _{OFF}) | - | |
| | | DAC output buffer | No load, middle code (0x800) | - | 170 | - | μΑ |
| | | ON | No load, worst code (0xF1C) | - | 170 | - | |
| I _{DDV} (DAC) | DAC consumption from V _{REF+} | DAC output buffer OFF | No load, middle/ worst code (0x800) | - | 160 | - | |
| | | Sample and Hold i ON, C _{SH} =100 nF (| | - | 170*T _{ON} / (T _{ON} +T _{OFF}) | - | |
| | | Sample and Hold m OFF, C _{SH} =100 nF (| | - | 160*T _{ON} / (T _{ON} +T _{OFF}) | - | |

^{1.} Guaranteed by design unless otherwise specified.

- 2. In buffered mode, the output can overshoot above the final value for low input code (starting from the minimum value).
- 3. Refer to Table 50: I/O static characteristics.
- 4. T_{ON} is the refresh phase duration, while T_{OFF} is the hold phase duration. Refer to the product reference manual for more details.

Table 86. DAC accuracy⁽¹⁾

| Symbol | Parameter | Cond | itions | Min | Тур | Max | Unit | |
|-----------|--|---|---|-----|------|-----|-------|--|
| DNL | Differential non | DAC outpu | t buffer ON | -2 | - | 2 | LSB | |
| DINL | linearity ⁽²⁾ | DAC output | buffer OFF | -2 | - | 2 | LOB | |
| - | Monotonicity | 10 | bits | - | - | - | - | |
| INL | Integral non linearity ⁽³⁾ | DAC output buffer ON, $C_L \le 50$ pF, $R_L \ge 5$ kΩ | | -4 | - | 4 | - LSB | |
| IINL | integral non linearity. | | buffer OFF, pF, no R _L | -4 | - | 4 | LOB | |
| | | DAC output | V _{REF+} = 3.6 V | - | - | ±12 | | |
| Offset | Offset error at code 0x800 (3) | buffer ON, C _L ≤ 50 pF, R _L ≥ 5 kΩ | V _{REF+} = 1.8 V | - | - | ±25 | LSB | |
| | | DAC output C _L ≤ 50 | buffer OFF, pF, no R _L | - | - | ±8 | | |
| Offset1 | Offset error at code 0x001 ⁽⁴⁾ | DAC output C _L ≤ 50 | buffer OFF, pF, no R _L | - | - | ±5 | LSB | |
| | Offset error at code | DAC output | V _{REF+} = 3.6 V | - | - | ±5 | | |
| OffsetCal | 0x800 after factory calibration | buffer ON, $C_L \le 50 \text{ pF},$ $R_L \ge 5 \text{ k}Ω$ | V _{REF+} = 1.8 V | - | - | ±7 | LSB | |
| Gain | Gain error ⁽⁵⁾ | DAC output buffe R _L ≥ | | ı | - | ±1 | % | |
| Gairi | Gain enois | DAC output C _L ≤ 50 | buffer OFF, pF, no R _L | ı | - | ±1 | 70 | |
| TUE | Total unadjusted error | DAC output buffe R _L ≥ | r ON, C _L ≤ 50 pF, 5 kΩ | - | - | ±30 | | |
| 102 | Total unaujusted error | | DAC output buffer OFF, C _L ≤ 50 pF, no R _L | | | ±12 | LSB | |
| TUECal | Total unadjusted error after calibration | DAC output buffer ON, $C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$ | | - | - | ±23 | | |
| | | | DAC output buffer ON,C _L \leq 50 pF, R _L \geq 5 k Ω , 1 kHz, BW = 500 KHz | | 67.8 | - | | |
| SNR | Signal-to-noise ratio ⁽⁶⁾ | C _L ≤ 50 pF, no l | buffer OFF, R _L ,1 kHz, BW = KHz | - | 67.8 | - | dB | |



| Tuble 66. BA9 decentedy (continued) | | | | | | | |
|-------------------------------------|---------------------------------|--|-----|-------|-----|------|--|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | |
| THD | Total harmonic | DAC output buffer ON, $C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$, 1 kHz | - | -78.6 | - | dB | |
| THD distortion ⁽⁶⁾ | THD | DAC output buffer OFF, $C_L \le 50 \text{ pF, no R}_L, 1 \text{ kHz}$ | - | -78.6 | - | ub | |
| SINAD | Signal-to-noise and | DAC output buffer ON, $C_L \le 50$ pF, $R_L \ge 5 \text{ k}\Omega$, 1 kHz | - | 67.5 | - | dB | |
| SINAD | distortion ratio ⁽⁶⁾ | DAC output buffer OFF, $C_L \le 50 \text{ pF, no R}_L, 1 \text{ kHz}$ | - | 67.5 | - | uБ | |
| ENOR | Effective number of | DAC output buffer ON, $C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$, 1 kHz | - | 10.9 | - | bits | |
| ENOB bits | bits | DAC output buffer OFF, C _L ≤ 50 pF, no R _L , 1 kHz | - | 10.9 | - | טונס | |

Table 86. DAC accuracy⁽¹⁾ (continued)

- 1. Guaranteed by characterization results.
- 2. Difference between two consecutive codes minus 1 LSB.
- 3. Difference between the value measured at Code i and the value measured at Code i on a line drawn between Code 0 and last Code 4095.
- 4. Difference between the value measured at Code (0x001) and the ideal value.
- Difference between the ideal slope of the transfer function and the measured slope computed from code 0x000 and 0xFFF when the buffer is OFF, and from code giving 0.2 V and (V_{REF+} - 0.2 V) when the buffer is ON.
- 6. Signal is -0.5 dBFS with $F_{sampling}$ =1 MHz.

Buffered/Non-buffered DAC

Buffer(1)

12-bit digital to analog converter

ai17157V3

Figure 41. 12-bit buffered /non-buffered DAC

The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly
without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the
DAC_CR register.

6.3.24 Voltage reference buffer characteristics

Table 87. VREFBUF characteristics⁽¹⁾

| Symbol | Parameter | Conditio | ons | Min | Тур | Max | Unit |
|-----------------------|---|---|------------------------------|------------------------------|-----------|--|------------|
| | | | VSCALE = 000 | 2.8 | 3.3 | 3.6 | |
| | | Normal mode, | VSCALE = 001 | 2.4 | - | 3.6 | 1 |
| | | V _{DDA} = 3.3 V | VSCALE = 010 | 2.1 | - | 3.6 | |
| \ \ <u>\</u> | Analog aunnhy valtage | | VSCALE = 011 | 1.8 | - | 3.6 | |
| V _{DDA} | Analog supply voltage | | VSCALE = 000 | 1.62 | - | 2.80 | |
| | | Degraded mode ⁽²⁾ | VSCALE = 001 | 1.62 | - | 2.40 | |
| | | Degraded mode. | VSCALE = 010 | 1.62 | - | 2.10 | |
| | | | VSCALE = 011 | 1.62 | - | 1.80 | |
| | | | VSCALE = 000 | 2.4980 | 2.5000 | 2.5035 | |
| | | Normal mode at 30 °C, | VSCALE = 001 | 2.0460 | 2.0490 | 2.0520 | V |
| | | I _{load} = 100 μA | VSCALE = 010 | 1.8010 | 1.8040 | 1.8060 | |
| | | | VSCALE = 011 | 1.4995 | 1.5015 | 1.5040 | |
| V _{REFBUF} | Duller Output, at 30 C, | | VSCALE = 000 | V _{DDA} - 150 mV | - | V_{DDA} | |
| _OUT | I _{load} = 100 μA | Degraded mode ⁽²⁾ | VSCALE = 001 | V _{DDA} - 150 mV | - | V_{DDA} | |
| | Degraded mode ⁻⁷ | VSCALE = 010 | V _{DDA} - 150 mV | - | V_{DDA} | | |
| | | VSCALE = 011 | V _{DDA} - 150 mV | - | V_{DDA} | | |
| TRIM | Trim step resolution | - | - | - | ±0.05 | ±0.1 | % |
| C _L | Load capacitor | - | - | 0.5 | 1 | 1.50 | μF |
| esr | Equivalent Serial Resistor of C _L | - | - | - | - | 2 | Ω |
| I _{LOAD} | Static load current | - | - | - | - | 4 | mA |
| | l in a ve avulation | 201/41/4 | I _{load} = 500 μA | - | 200 | - | Λ <i>(</i> |
| I _{line_reg} | Line regulation | $2.8 \text{ V} \le \text{V}_{\text{DDA}} \le 3.6 \text{ V}$ | I _{load} = 4 mA | - | 100 | - | ppm/V |
| I _{load_reg} | Load regulation | 500 μA ≤ I _{LOAD} ≤ 4 mA | Normal mode | - | 50 | - | ppm/ mA |
| T _{coeff} | Temperature coefficient | -40 °C < T _J < | +130 °C | - | - | T _{coeff} V _{REFINT} + 100 | ppm/ °C |
| PSRR | Power supply rejection | DC | - | - | 60 | - | dB |
| I OILI | 1 Swel Supply rejection | 100KHz | - | - | 40 | - | QD. |

| Table 87. VREFBUF | characteristics ⁽¹⁾ | (continued) |
|-------------------|--------------------------------|-------------|
|-------------------|--------------------------------|-------------|

| Symbol | Parameter | Condition | Conditions | | Тур | Max | Unit |
|----------------------------------|--|----------------------------|------------|-----|-----|-----|------|
| t _{START} Start-up time | | C _L =0.5 μF | - | - | 300 | - | |
| | C _L =1 μF | - | - | 500 | - | μs | |
| | | C _L =1.5 μF | - | - | 650 | - | |
| I _{INRUSH} | Control of maximum DC current drive on V _{REFBUF_OUT} during startup phase ⁽³⁾ | - | | - | 8 | - | mA |
| | VREFBUF | I _{LOAD} = 0 μA | - | - | 15 | 25 | |
| I _{DDA} (VREFBUF) | consumption from | I _{LOAD} = 500 μA | - | - | 16 | 30 | μA |
| | V_{DDA} | I _{LOAD} = 4 mA | - | - | 32 | 50 | |

- 1. Guaranteed by design, unless otherwise specified.
- 2. In degraded mode, the voltage reference buffer cannot accurately maintain the output voltage (V_{DDA} -drop voltage).
- 3. To properly control VREFBUF I_{INRUSH} current during the startup phase and the change of scaling, V_{DDA} voltage should be in the range of 1.8 V-3.6 V, 2.1 V-3.6 V, 2.4 V-3.6 V and 2.8 V-3.6 V for VSCALE = 011, 010, 001 and 000, respectively.

6.3.25 Analog temperature sensor characteristics

Table 88. Temperature sensor characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|-------------------------------------|--|-----|------|------|-------|
| T _L ⁽¹⁾ | V _{SENSE} linearity with temperature | - | - | 3 | °C |
| Avg_Slope ⁽²⁾ | Average slope | - | 2 | - | mV/°C |
| V ₃₀ ⁽³⁾ | Voltage at 30°C ± 5 °C | - | 0.62 | - | V |
| t _{start_run} | Startup time in Run mode (buffer startup) | - | - | 25.2 | ше |
| t _{S_temp} ⁽¹⁾ | ADC sampling time when reading the temperature | 9 | - | - | μs |
| I _{sens} ⁽¹⁾ | Sensor consumption | - | 0.18 | 0.31 | μA |
| I _{sensbuf} ⁽¹⁾ | Sensor buffer consumption | - | 3.8 | 6.5 | μΑ |

- 1. Guaranteed by design.
- 2. Guaranteed by characterization results.
- 3. Measured at V_{DDA} = 3.3 V \pm 10 mV. The V_{30} ADC conversion result is stored in the TS_CAL1 byte.

Table 89. Temperature sensor calibration values

| Symbol | Parameter | Memory address | | |
|---------|---|---------------------------|--|--|
| TS_CAL1 | Temperature sensor raw data acquired value at 30 °C, V _{DDA} =3.3 V | 0x1FF1 E820 -0x1FF1 E821 | | |
| TS_CAL2 | Temperature sensor raw data acquired value at 110 °C, V _{DDA} =3.3 V | 0x1FF1 E840 - 0x1FF1 E841 | | |

6.3.26 Digital temperature sensor characteristics

Table 90. Digital temperature sensor characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------------------|--|-----------------------------------|------|------|--------|-----------|
| f _{DTS} ⁽²⁾ | Output Clock frequency | - | 500 | 750 | 1150 | kHz |
| T _{LC} ⁽²⁾ | Temperature linearity coefficient | VOS2 | 1660 | 2100 | 2750 | Hz/° C |
| T _{TOTAL} ERROR | Temperature offset | T _J = -40°C to 30°C | -13 | - | 4 | °C |
| | measurement, all VOS | T _J = 30°C to Tjmax | -7 | - | 2 | |
| | Additional arror due to aupply | VOS2 | 0 | - | 0 | |
| T _{VDD_CORE} | Additional error due to supply variation | VOS0, VOS1, VOS3 | -1 | - | 1 | °C |
| t _{TRIM} | Calibration time | - | - | - | 2 | ms |
| t _{WAKE_UP} | Wake-up time from off state until DTS ready bit is set | - | - | 67 | 116.00 | μs |
| I _{DDCORE_DTS} | DTS consumption on VDD_CORE | - | 8.5 | 30 | 70.0 | μΑ |

^{1.} Guaranteed by design, unless otherwise specified.

6.3.27 Temperature and V_{BAT} monitoring

Table 91. V_{BAT} monitoring characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|------------------------------------|---|-----|------|-----|------|
| R | Resistor bridge for V _{BAT} | - | 26 | - | ΚΩ |
| Q | Ratio on V _{BAT} measurement | - | 4 | - | - |
| Er ⁽¹⁾ | Error on Q | -10 | - | +10 | % |
| t _{S_vbat} ⁽¹⁾ | ADC sampling time when reading V _{BAT} input | 9 | - | - | μs |
| $V_{BAThigh}$ | High supply monitoring | - | 3.55 | | V |
| V _{BATlow} | Low supply monitoring | - | 1.36 | | V |

^{1.} Guaranteed by design.

Table 92. V_{BAT} charging characteristics

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|-----------------|---------------------------|--------------------|-----|-----|-----|------|
| R _{BC} | Battery charging resistor | VBRS in PWR_CR3= 0 | - | 5 | - | ΚΩ |
| | | VBRS in PWR_CR3= 1 | | 1.5 | - | 1777 |



^{2.} Guaranteed by characterization results.

Table 93. Temperature monitoring characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|--|-----------------------------|-----|-------------|-----|------|
| TEMP _{high} | High temperature monitoring | - | 117 | - | °C |
| TEMP _{low} Low temperature monitoring | | - | - 25 | - | C |

6.3.28 Voltage booster for analog switch

Table 94. Voltage booster for analog switch characteristics⁽¹⁾

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|------------------------|----------------------|----------------------------------|------|-----|-----|------|
| V_{DD} | Supply voltage | - | 1.62 | 2.6 | 3.6 | V |
| t _{SU(BOOST)} | Booster startup time | - | - | - | 50 | μs |
| I _{DD(BOOST)} | Booster consumption | 1.62 V ≤ V _{DD} ≤ 2.7 V | - | - | 125 | μA |
| | | 2.7 V < V _{DD} < 3.6 V | - | - | 250 | μΛ |

^{1.} Guaranteed by characterization results.

6.3.29 Comparator characteristics

Table 95. COMP characteristics⁽¹⁾

| Symbol | Parameter | Conditions | | Тур | Max | Unit | |
|---------------------------|---|---------------------------|-------------|-----|-----------|------|--|
| V_{DDA} | Analog supply voltage | - | 1.62 | 3.3 | 3.6 | | |
| V _{IN} | Comparator input voltage range | - | 0 | - | V_{DDA} | V | |
| V_{BG} | Scaler input voltage | - | | (2) | | | |
| V _{SC} | Scaler offset voltage | - | - ±5 ±10 | | | mV | |
| 1 | Scaler static consumption | BRG_EN=0 (bridge disable) | - | 0.2 | 0.3 | | |
| I _{DDA(SCALER)} | from V _{DDA} | BRG_EN=1 (bridge enable) | - | 0.8 | 1 | μΑ | |
| t _{START_SCALER} | Scaler startup time | - | | 140 | 250 | μs | |
| | Comparator startup time to reach propagation delay specification | High-speed mode | - | 2 | 5 | | |
| t _{START} | | Medium mode | - | 5 | 20 | μs | |
| | | Ultra-low-power mode | - | 15 | 80 | | |
| | Propagation delay for | High-speed mode | - | 50 | 80 | ns | |
| | 200 mV step with 100 mV | Medium mode | ode - 0.5 (| | 0.9 | | |
| t _D (3) | overdrive | Ultra-low-power mode | - | 2.5 | 7 | μs | |
| | Propagation delay for step > 200 mV with 100 mV overdrive only on positive inputs | High-speed mode | - | 50 | 120 | ns | |
| | | Medium mode | - | 0.5 | 1.2 | | |
| | | Ultra-low-power mode | - | 2.5 | 7 | μs | |
| V _{offset} | Comparator offset error | Full common mode range | - | ±5 | ±20 | mV | |

Symbol Conditions Min Unit **Parameter** Тур Max No hysteresis 0 Low hysteresis 4 10 22 V_{hys} Comparator hysteresis mV Medium hysteresis 8 20 37 High hysteresis 30 52 16 Static 400 600 Ultra-low-With 50 kHz nΑ power mode ±100 mV overdrive 800 square signal Static 5 7 Comparator consumption With 50 kHz $I_{DDA}(COMP)$ Medium mode from V_{DDA} ±100 mV overdrive 6 square signal μΑ Static 70 100 High-speed With 50 kHz mode ±100 mV overdrive 75 square signal

Table 95. COMP characteristics⁽¹⁾ (continued)

6.3.30 Operational amplifier characteristics

Table 96. Operational amplifier characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------------|---|---------------------------------------|-----|------|------------------|-------|
| V _{DDA} | Analog supply voltage Range | - | 2 | 3.3 | 3.6 | V |
| CMIR | CMIR Common Mode Input Range | | 0 | - | V _{DDA} | V |
| | | 25°C, no load on output | - | - | ±1.5 | |
| VI _{OFFSET} | Input offset voltage | All voltages and temperature, no load | - | - | ±2.5 | mV |
| ΔVI _{OFFSET} | Input offset voltage drift | - | - | ±3.0 | - | μV/°C |
| TRIMOFFSETP TRIMLPOFFSETP | common input voltage - | | - | 1.1 | 1.5 | - mV |
| TRIMOFFSETN TRIMLPOFFSETN | Offset trim step at high common input voltage (0.9*V _{DDA}) | - | - | 1.1 | 1.5 | IIIV |
| I _{LOAD} | Drive current | - | - | - | 500 | |
| I _{LOAD_PGA} | Drive current in PGA mode | - | - | - | 270 | μΑ |

^{1.} Guaranteed by design, unless otherwise specified.

^{2.} Refer to Table 17: Embedded reference voltage.

^{3.} Guaranteed by characterization results.

Table 96. Operational amplifier characteristics⁽¹⁾ (continued)

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|---------------------|--------------------------------------|--|---|-----------------------------|-----|------|-------|
| C _{LOAD} | Capacitive load | | - | - | - | 50 | pF |
| CMRR | Common mode rejection ratio | | - | - | 80 | - | dB |
| PSRR | Power supply rejection ratio | R _{LOAD} ≥ | $_{OAD}$ ≤ 50pf / : 4 kΩ ⁽²⁾ at 1 kHz, $_{com}$ =V _{DDA} /2 | 50 | 66 | - | dB |
| GBW | Gain bandwidth for high supply range | 200 mV ≤ Output dynamic range ≤ V _{DDA} - 200 mV | | 4 | 7.3 | 12.3 | MHz |
| en. | Slew rate (from 10% and | No | ormal mode | - | 3 | - | \//us |
| SR | 90% of output voltage) | High | -speed mode | - | 24 | - | V/µs |
| AO | Open loop gain | 200 mV ≤ Output dynamic range ≤ V _{DDA} - 200 mV | | 59 | 90 | 129 | dB |
| φm | Phase margin | | - | - | 55 | - | ٥ |
| GM | Gain margin | | - | - | 12 | - | dB |
| V _{OHSAT} | High saturation voltage | I _{load} =max or R _{LOAD} =min, Input at V _{DDA} | | V _{DDA} -100 mV | - | - | mV |
| V _{OLSAT} | Low saturation voltage | I _{load} =max or R _{LOAD} =min, Input at 0 V | | - | - | 100 | 1111 |
| | Wake up time from OFF | Normal mode | $C_{LOAD} \le 50 pf$, $R_{LOAD} \ge 4 k\Omega$, follower configuration | - | 0.8 | 3.2 | |
| ^t WAKEUP | state | High speed mode | $C_{LOAD} \le 50 pf$, $R_{LOAD} \ge 4 k\Omega$, follower configuration | - | 0.9 | 2.8 | - µs |
| | | PO | GA gain = 2 | -1 | - | 1 | |
| | Non inverting gain error | PGA gain = 4 | | -2 | - | 2 | |
| | value | PGA gain = 8 | | -2.5 | - | 2.5 | |
| | | PGA gain = 16 | | - | 3 | | |
| | | PO | GA gain = 2 | -1 | - | 1 | |
| DCAi- | Inverting agin array value | PO | GA gain = 4 | -1 | - | 1 | 0/ |
| PGA gain | Inverting gain error value | PO | GA gain = 8 | -2 | - | 2 | - % |
| | | PG | GA gain = 16 | -3 | - | 3 | 1 |
| | | PGA gain = 2 | | -1 | - | 1 | 1 |
| | External non-inverting gain | PO | GA gain = 4 | -3 | - | 3 | 1 |
| | error value | PO | GA gain = 8 | -3.5 | - | 3.5 | 1 |
| | | PG | SA gain = 16 | -4 | - | 4 |] |

Table 96. Operational amplifier characteristics⁽¹⁾ (continued)

| Symbol | Parameter | С | onditions | Min | Тур | Max | Unit |
|-------------------------|---|------------------------|-----------------------------|-------------|--------|------|------|
| | | P | GA Gain=2 | - | 10/10 | - | |
| | R2/R1 internal resistance values in non-inverting | P | GA Gain=4 | - | 30/10 | - | |
| | PGA mode ⁽³⁾ | P | GA Gain=8 | - | 70/10 | - | |
| В | | PC | GA Gain=16 | - | 150/10 | - | kΩ/ |
| R _{network} | | PG | GA Gain = -1 | - | 10/10 | - | kΩ |
| | R2/R1 internal resistance values in inverting PGA | PG | GA Gain = -3 | - | 30/10 | - | |
| | mode ⁽³⁾ | PG | GA Gain = -7 | - | 70/10 | - | |
| | | PG. | A Gain = -15 | ı | 150/10 | ı | |
| Delta R | Resistance variation (R1 or R2) | - | | - 15 | - | 15 | % |
| | | | Gain=2 | - | GBW/2 | - | |
| | PGA bandwidth for different non inverting gain | Gain=4 | | - | GBW/4 | - | MHz |
| | | Gain=8 | | - | GBW/8 | - | |
| PGA BW | | Gain=16 | | - | GBW/16 | - | |
| TOABW | | Gain = -1 | | ı | 5.00 | ı | |
| | PGA bandwidth for | Gain = -3 | | ı | 3.00 | ı | MHz |
| | different inverting gain | Gain = -7 | | ı | 1.50 | ı | |
| | | (| Gain = -15 | ı | 0.80 | ı | |
| on | Voltago poigo dopoity | at 1 KHz | output loaded | - | 140 | - | nV/√ |
| en | Voltage noise density | at 10 KHz | with 4 kΩ | - | 55 | - | Hz |
| | ODAMD | Normal mode | no Load, | - | 570 | 1000 | |
| I _{DDA(OPAMP)} | OPAMP consumption from V _{DDA} | High- speed mode | quiescent mode, follower | - | 610 | 1200 | μA |

^{1.} Guaranteed by design, unless otherwise specified.

^{2.} R_{LOAD} is the resistive load connected to $V_{SSA}\, or \, to \, V_{DDA}.$

R2 is the internal resistance between the OPAMP output and th OPAMP inverting input. R1 is the internal resistance between the OPAMP inverting input and ground. PGA gain = 1 + R2/R1.

6.3.31 Digital filter for Sigma-Delta Modulators (DFSDM) characteristics

Unless otherwise specified, the parameters given in *Table 97* for DFSDM are derived from tests performed under the ambient temperature, fPCLKx frequency and supply voltage conditions summarized in *Table 12: General operating conditions*.

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C_I = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (DìFSDM_CKINx, DFSDM_DATINx, DFSDM_CKOUT for DFSDM).

Table 97. DFSDM measured timing

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|-------------------------|---|---|--|-----------------------------|---------------------------|-----------------------------|-------|
| f _{DFSDMCLK} | DFSDM clock | 1.62 < V _{DD} < 3.6 V | | - | - | f _{SYSCLK} | |
| f _{CKIN} Input | Input clock | (SITP[1: External o | mode 0] = 0,1), clock mode EL[1:0] = 0) | - | - | 20 | MHz |
| (1/T _{CKIN}) | (SITP[1: Internal c | | mode 0] = 0,1), lock mode EL[1:0] # 0) | - | - | 20 | IVITZ |
| f _{СКОИТ} | Output clock frequency | 1.62 < V _{DD} < 3.6 V | | - | - | 20 | |
| DuCvere | Output clock frequency 1.62 < V _{DD} | Even division, CKOUTDIV = n, 1, 3, 5 | 45 | 50 | 55 | % | |
| DuCy _{CKOUT} | frequency duty cycle | < 3.6 V | Odd division, CKOUTDIV = n, 2, 4, 6 | (((n/2+1)/(n+1)) *100)-5 | (((n/2+1)/(n+1)) *100) | (((n/2+1)/(n+1)) *100)+5 | 70 |

Table 97. DFSDM measured timing (continued)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------------|---|---|--------------------------------------|----------------------|---------------------------------------|------|
| t _{wh(CKIN)} | Input clock high and low time | SPI mode (SITP[1:0] = 0,1), External clock mode (SPICKSEL[1:0] = 0) | T _{CKIN} /2-0.5 | T _{CKIN} /2 | - | |
| t _{su} | Data input setup time SPI mode (SITP[1:0] = 0,1), External clock mode (SPICKSEL[1:0] = 0) | | 2 | - | - | ns |
| t _h | Data input hold time SPI mode (SITP[1:0] = 0,1), External clock mode (SPICKSEL[1:0] = 0) | | 1 | - | - | 113 |
| T _{Manchester} | Manchester data period (recovered clock period) | Manchester mode (SITP[1:0] = 2,3), Internal clock mode (SPICKSEL[1:0] # 0) | (CKOUTDIV+1) * T _{DFSDMCLK} | - | (2*CKOUTDIV) * T _{DFSDMCLK} | |




Figure 42. Channel transceiver timing diagrams



6.3.32 Camera interface (DCMI) timing specifications

Unless otherwise specified, the parameters given in *Table 98* for DCMI are derived from tests performed under the ambient temperature, f_{HCLK} frequency and VDD supply voltage summarized in *Table 12: General operating conditions*, with the following configuration:

- DCMI_PIXCLK polarity: falling
- DCMI_VSYNC and DCMI_HSYNC polarity: high
- Data formats: 14 bits
- Capacitive load C_L=30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- VOS level set to VOS0

Table 98. DCMI characteristics⁽¹⁾

| Symbol | Parameter | | Max | Unit |
|---------------------------|---|----|-----|------|
| - | Frequency ratio DCMI_PIXCLK/f _{HCLK} | - | 0.4 | - |
| DCMI_PIXCLK | Pixel Clock input | | 110 | MHz |
| D _{pixel} | Pixel Clock input duty cycle | 30 | 70 | % |
| t _{su(} DATA) | Data input setup time | 2 | - | |
| t _h (DATA) | Data hold time | 1 | - | |
| tsu(HSYNC), tsu(VSYNC) | DCMI_HSYNC/ DCMI_VSYNC input setup time | 2 | - | ns |
| th(HSYNC), th(VSYNC) | DCMI_HSYNC/ DCMI_VSYNC input hold time | 1 | - | |

^{1.} Guaranteed by characterization results.

DCMI_PIXCLK

DCMI_PIXCLK

DCMI_HSYNC

DCMI_HSYNC

DCMI_VSYNC

DATA[0:13]

MS32414V2

Figure 43. DCMI timing diagram

185/228

6.3.33 Parallel synchronous slave interface (PSSI) characteristics

Unless otherwise specified, the parameters given in *Table 99* and *Table 100* for PSSI are derived from tests performed under the ambient temperature, f_{HCLK} frequency and VDD supply voltage summarized in *Table 12: General operating conditions*.

Table 99. PSSI transmit characteristics⁽¹⁾

| Symbol | Parameter | Min | Max | Unit |
|------------------------|--|-----|-------------------|-------|
| - | Frequency ratio PSSI_PDCK/f _{HCLK} | - | 0.4 | - |
| Deel DDek | DCCI Clock input | - | 50 | MHz |
| PSSI_PDCK | PSSI Clock input | - | 35 ⁽²⁾ | IVITZ |
| D _{pixel} | PSSI Clock input duty cycle | 30 | 70 | % |
| t _{ov} (DATA) | Data output valid time | - | 10 | |
| - | - | - | 14 ⁽²⁾ | |
| t _{oh} (DATA) | Data output hold time | 4.5 | - | |
| t _{ov(} (DE) | DE output valid time | - | 10 | ns |
| t _{oh} (DE) | DE output hold time | 4 | - | |
| tsu(RDY) | RDY input setup time | 0 | - | |
| th(RDY) | RDY input hold time | 0 | - | |

^{1.} Guaranteed by characterization results.

Table 100. PSSI receive characteristics⁽¹⁾

| Symbol | Parameter | Min | Max | Unit |
|------------------------|--|-----|-----|------|
| - | Frequency ratio PSSI_PDCK/f _{HCLK} | - | 0.4 | - |
| PSSI_PDCK | PSSI Clock input | - | 110 | MHz |
| D _{pixel} | PSSI Clock input duty cycle | 30 | 70 | % |
| t _{su} (DATA) | Data input setup time | 1.5 | - | |
| t _h (DATA) | Data input hold time | 0.5 | - | |
| t _{su(} (DE) | DE input setup time | 2 | - | ns |
| t _h (DE) | DE input hold time | 1 | - | 115 |
| tov(RDY) | tov(RDY) RDY output valid time | | 15 | |
| toh(RDY) | RDY output hold time | 5.5 | - | |

^{1.} Guaranteed by characterization results.

^{2.} This value is obtained by using PA9, PA10 or PH4 I/O.

6.3.34 LCD-TFT controller (LTDC) characteristics

Unless otherwise specified, the parameters given in *Table 101* for LCD-TFT are derived from tests performed under the ambient temperature, f_{HCLK} frequency and VDD supply voltage summarized in *Table 12: General operating conditions*, with the following configuration:

- LCD_CLK polarity: high
- LCD_DE polarity: low
- LCD_VSYNC and LCD_HSYNC polarity: high
- Pixel formats: 24 bits
- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C_L=30 pF
- Measurement points are done at CMOS levels: 0.5VDD
- IO Compensation cell activated.
- HSLV activated when V_{DD} ≤ 2.7 V
- VOS level set to VOS0

Table 101. LTDC characteristics⁽¹⁾

| Symbol | | Paramete | r | Min | Max | Unit |
|---|------------------------|--|---------------------------------|-----|----------------------------|------|
| | LTDC clock | 2.7 <v<sub>DD</v<sub> | <3.6 V, 20 pF | | 150 | |
| f _{CLK} | output | 2.7<\ | √ _{DD} <3.6 V | - | 133 | MHz |
| | frequency | 1.62< | V _{DD} <3.6 V | | 90/76.5 ⁽²⁾ | |
| D _{CLK} | LTD | C clock output | duty cycle | 45 | 55 | % |
| t _{w(CLKH),} t _{w(CLKL)} | Clo | Clock High time, low time | | | t _{w(CLK)} /2+0.5 | |
| + | Data output valid time | | 2.7 <v<sub>DD<3.6 V</v<sub> | | 2.0 | |
| t _{v(DATA)} | Data outpu | it valid tillle | 1.62 <v<sub>DD<3.6 V</v<sub> | - | 2.5/6.5 ⁽²⁾ | |
| t _{h(DATA)} | Г | Data output hol | d time | 0 | - | |
| t _{v(HSYNC),} | HSANCVISAI | NC/DE output | 2.7 <v<sub>DD<3.6 V</v<sub> | - | 1.5 | ns |
| $t_{v(VSYNC),} \ t_{v(DE)}$ | | HSYNC/VSYNC/DE output - valid time | | - | 2.0 | |
| $\begin{array}{c} t_{h(\text{HSYNC}),} \\ t_{h(\text{VSYNC})}, \\ t_{h(\text{DE})} \end{array}$ | HSYNC/ | HSYNC/VSYNC/DE output hold time | | 0 | - | |

^{1.} Guaranteed by characterization results.

This value is valid when PA[9], PA[10], PA[11], PA[12], PA[15], PB[11], PH[4], PJ[8], PJ[9], PJ[10], PJ[11], PK[0], PK[1] or PK[2] is used.





Figure 44. LCD-TFT horizontal timing diagram





6.3.35 Timer characteristics

The parameters given in Table 102 are guaranteed by design.

Refer to Section 6.3.16: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

| Table 102. This orial action clos | | | | | | |
|-----------------------------------|--|--|-----|-------------------------|----------------------|--|
| Symbol | Parameter | Conditions ⁽³⁾ | Min | Max | Unit | |
| t _{res(TIM)} | Timer resolution time | AHB/APBx prescaler=1 or 2 or 4, f _{TIMxCLK} = 275 MHz | 1 | - | t _{TIMxCLK} | |
| | Timer resolution time | AHB/APBx prescaler>4, f _{TIMxCLK} = 137.5 MHz | 1 | - | t _{TIMxCLK} | |
| f _{EXT} | Timer external clock frequency on CH1 to CH4 | f _{TIMxCLK} = 240 MHz | 0 | f _{TIMxCLK} /2 | MHz | |
| Res _{TIM} | Timer resolution | | - | 16/32 | bit | |
| t _{MAX_COUNT} | Maximum possible count with 32-bit counter | - | - | 65536 × 65536 | t _{TIMxCLK} | |

Table 102. TIMx characteristics⁽¹⁾⁽²⁾

6.3.36 Low-power timer characteristics

The parameters given in *Table 103* are guaranteed by design.

Refer to Section 6.3.16: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

| Table 100. Et Tillix offatacteriotics | | | | | | | | |
|---------------------------------------|---|-----|---------------------------|----------------------|--|--|--|--|
| Symbol | Parameter | Min | Max | Unit | | | | |
| t _{res(TIM)} | Timer resolution time | 1 | - | $t_{TIMxCLK}$ | | | | |
| f _{LPTIMxCLK} | Timer kernel clock | 0 | 137.5 | | | | | |
| f _{EXT} | Timer external clock frequency on Input1 and Input2 | 0 | f _{LPTIMxCLK} /2 | MHz | | | | |
| Res _{TIM} | Timer resolution | - | 16 | bit | | | | |
| t _{MAX_COUNT} | Maximum possible count | - | 65536 | t _{TIMxCLK} | | | | |

Table 103. LPTIMx characteristics⁽¹⁾⁽²⁾

577

^{1.} TIMx is used as a general term to refer to the TIM1 to TIM17 timers.

^{2.} Guaranteed by design.

^{3.} The maximum timer frequency on APB1 or APB2 is up to 275 MHz, by setting the TIMPRE bit in the RCC_CFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = rcc_hclk1, otherwise TIMxCLK = $4x F_{rcc_pclkx1}$ or TIMxCLK = $4x F_{rcc_pclkx2}$.

^{1.} LPTIMx is used as a general term to refer to the LPTIM1 to LPTIM5 timers.

^{2.} Guaranteed by design.

6.3.37 Communication interfaces

I²C interface characteristics

The I²C interface meets the timings requirements of the I₂C-bus specification and user manual revision 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I²C timings requirements are guaranteed by design when the I²C peripheral is properly configured (refer to RM0399 reference manual) and when the i2c_ker_ck frequency is greater than the minimum shown in the table below:

| Table 104. Millimum 12C_ker_ck frequency in all 1 C modes | | | | | | |
|---|----------------------------------|-----------------|----------------------------|-----|------|--|
| Symbol | Parameter | Cond | dition | Min | Unit | |
| | | Standard-mode | - | 2 | | |
| | | Fast made | Analog Filtre ON DNF=0 | 8 | | |
| f(I2CCLK) | I2CCLK frequency Fast-mode Plant | I2CCLK | Analog Filtre OFF DNF=1 | 9 | MHz | |
| | | Fact made Divis | Analog Filtre ON DNF=0 | 17 | | |
| | | rast-mode Plus | Analog Filtre OFF DNF=1 | 16 | - | |

Table 104. Minimum i2c ker ck frequency in all I²C modes

The SDA and SCL I/O requirements are met with the following restrictions:

- The SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but still present.
- The 20 mA output drive requirement in Fast-mode Plus is not supported. This limits the maximum load C_{Load} supported in Fm+, which is given by these formulas:

 $t_{r(SDA/SCL)}$ =0.8473xR_P * C_{Load}

 $R_{P(min)} = (V_{DD} - V_{OL(max)}) / I_{OL(max)}$

Where R_P is the I2C lines pull-up. Refer to Section 6.3.16: I/O port characteristics for the I²C I/Os characteristics.

All I²C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 105. I²C analog filter characteristics⁽¹⁾

| Symbol | Parameter | Min | Max | Unit |
|-----------------|--|-------------------|-------------------|------|
| t _{AF} | Maximum pulse width of spikes that are suppressed by analog filter | 50 ⁽²⁾ | 80 ⁽³⁾ | ns |

^{1.} Guaranteed by characterization results.

^{2.} Spikes with widths below $t_{AF(min)}$ are filtered.

3. Spikes with widths above $t_{AF(max)}$ are not filtered.

USART interface characteristics

Unless otherwise specified, the parameters given in *Table 106* for USART are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C_I = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- IO Compensation cell activated.
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, CK, TX, RX for USART).

Table 106. USART characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--|-------------------------|---|------------------------|----------------------|------------------------|--------|
| | | Master mode, 1.62 V < V _{DD} < 3.6 V | | | 17.0 | |
| f _{CK} | USART clock frequency | Slave receiver mode, 1.62 V < V _{DD} < 3.6 V | - | - | 45.0 | MHz |
| 'CK | OSAINT CLOCK TREQUEITCY | Slave transmitter mode, 1.62 V < V _{DD} < 3.6 V | | | 27.0 | IVIIIZ |
| | | Slave transmitter mode, 2.5 V < V _{DD} < 3.6 V | - | - | 37.0 | |
| t _{su(NSS)} | NSS setup time | Slave mode | t _{ker} +1 | - | - | |
| t _{h(NSS)} | NSS hold time | Slave mode | 2 | - | - | |
| t _{w(SCKH)} , t _{w(SCKL)} | CK high and low time | Master mode | 1/f _{CK} /2-2 | 1/f _{CK} /2 | 1/f _{CK} /2+2 | |
| + | Data input setup time | Master mode | 16 | - | - | |
| t _{su(RX)} | Data input setup time | Slave mode | 1.0 | - | - | |
| + | Data input hold time | Master mode | 0 | - | - | |
| t _{h(RX)} | Data input noid time | Slave mode | 2.0 | - | - | ns |
| | | Slave mode, , 1.62 V < V _{DD} < 3.6 V | - | 12.0 | 18 | |
| t _{v(TX)} | Data output valid time | Slave mode, , 2.5 V < V _{DD} < 3.6 V | - | 12.0 | 13.5 | |
| | | Master mode | - | 0.5 | 1 | |
| + | Data output hold time | Slave mode | 9 | - | - | |
| t _{h(TX)} | Data output hold time | Master mode | 0 | - | - | |

^{1.} Guaranteed by characterization results.






Figure 46. USART timing diagram in Master mode

1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.




Figure 47. USART timing diagram in Slave mode

SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 107* for SPI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C_I = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- IO Compensation cell activated.
- HSLV activated when VDD ≤ 2.7 V
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 107. SPI characteristics⁽¹⁾⁽²⁾


| Symbol | Parameter | Conditions | Min Typ | | Max | Unit |
|--|-----------------------|---|--------------------------------------|------------------------------------|--------------------------------------|------|
| | | Master mode, 2.7 V < V _{DD} < 3.6 V, SPI1, 2, 3 | 5, | | 125 | |
| | | Master mode, 1.62 V < V _{DD} < 3.6 V, SPI1, 2, 3 | | | 80/66 ⁽³⁾ | |
| | | Master mode, 1.62 V < V _{DD} < 3.6 V, SPI4, 5, 6 | | | 68.5 | |
| f _{SCK} | SPI clock frequency | Slave receiver mode, 1.62 V < V _{DD} < 3.6 V, SPI1, 2, 3 | | | 100 | MHz |
| | | Slave receiver mode, 1.62 V < V _{DD} < 3.6 V, SPI4, 5, 6 | | | 68.5 | |
| | | Slave mode transmitter/full duplex, 2.7 V < V _{DD} < 3.6 V | | | 45 | |
| | | Slave mode transmitter/full duplex, 1.62 V < V _{DD} < 3.6 V | | | 42.5/31 ⁽⁴⁾ | |
| t _{su(NSS)} | NSS setup time | Slave mode | 2 | - | - | |
| t _{h(NSS)} | NSS hold time | Slave mode | 1 | - | - | _ |
| t _{w(SCKH)} , t _{w(SCKL)} | SCK high and low time | Master mode | t _{SCK} /2-1 ⁽⁵⁾ | t _{SCK} /2 ⁽⁵⁾ | t _{SCK} /2+1 ⁽⁵⁾ | |

| Table 107. SPI characteristics ⁽¹⁾⁽²⁾ (continued | Table 107. | SPI cha | racteristics(1)(2) | (continued |
|---|------------|---------|--------------------|------------|
|---|------------|---------|--------------------|------------|

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------|--------------------------|--|-----|-----|------------------------|------|
| t _{su(MI)} | Data input actus time | Master mode | 2.5 | - | - | |
| t _{su(SI)} | Data input setup time | Slave mode | 1 | - | - | |
| t _{h(MI)} | Data input hold time | Master mode | 3 | - | - | |
| t _{h(SI)} | Data input hold time | Slave mode | 1.5 | - | - | |
| t _{a(SO)} | Data output access time | Slave mode | 9 | 13 | 27 | |
| t _{dis(SO)} | Data output disable time | Slave mode | 0 | 1 | 5 | |
| 4 | | Slave mode, 2.7 V < V _{DD} < 3.6 V | - | 7.5 | 11 | ns |
| t _{v(SO)} | Data output valid time | Slave mode, 1.62 V < V _{DD} < 3.6 V | - | 7.5 | 12/16 ⁽⁴⁾ | |
| t _{v(MO)} | | Master mode, 1.62 V < V _{DD} < 3.6 V | - | 1 | 1.5/5.5 ⁽⁶⁾ | |
| t _{h(SO)} | Data output hold time | Slave mode | 7 | - | - | |
| t _{h(MO)} | Data output hold time | Master mode | 0.5 | - | - | |

- 1. Guaranteed by characterization results.
- 2. The values given in the above table might be degraded when PC3_C/PC2_C I/Os are used (not available on all packages).
- 3. This value is obtained by using PA9 or PA12 I/O.
- 4. This value is obtained by using PC2 or PJ11 I/O.
- 5. $t_{SCK} = t_{ker_ck} * baud rate prescaler$.
- 6. This value is obtained by using PC3 or PJ10 I/O.

Figure 48. SPI timing diagram - slave mode and CPHA = 0







Figure 49. SPI timing diagram - slave mode and CPHA = 1⁽¹⁾

1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.



1. Measurement points are done at $0.5V_{DD}$ and with external C_L = 30 pF.

I²S Interface characteristics

Unless otherwise specified, the parameters given in *Table 108* for I^2S are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C₁ = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- IO Compensation cell activated.
- HSLV activated when VDD ≤ 2.7 V
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (CK,SD,WS).

Table 108. I²S dynamic characteristics⁽¹⁾

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------------|------------------------------------|--|-----|------------------------|------|
| | | - | - | 50 | |
| | | Master transmitter | - | 50/40 ⁽²⁾ | |
| f _{MCK} | I ² S main clock output | Master receiver | - | 50/40 ⁽²⁾ | MHz |
| | | Slave transmitter | - | 41.5/31 ⁽³⁾ | |
| | | Slave receiver | - | 50 | |
| t _{v(WS)} | WS valid time | - Master mode | - | 2/6 ⁽⁴⁾ | |
| t _{h(WS)} | WS hold time | - Master Mode | 1 | - | |
| t _{su(WS)} | WS setup time | Slave mode | 3 | - | |
| t _{h(WS)} | WS hold time | Slave mode | 1 | - | |
| t _{su(SD_MR)} | Data input setup time | Master receiver | 2.5 | - | |
| t _{su(SD_SR)} | Data input setup time | Slave receiver | 1 | - | |
| t _{h(SD_MR)} | Data input hold time | Master receiver | 3 | - | |
| t _{h(SD_SR)} | Data iriput riolu tirrie | Slave receiver | 1.5 | - | ns |
| t _{v(SD_ST)} | Data output valid time | Slave transmitter (after enable edge) | - | 12/16 ⁽³⁾ | |
| t _{v(SD_MT)} | Data output valid time | Master transmitter (after enable edge) | - | 2/6 ⁽⁵⁾ | |
| t _{h(SD_ST)} | Data output hold time | Slave transmitter (after enable edge) | 6.5 | - | |
| t _{h(SD_MT)} | Data output hold time | Master transmitter (after enable edge) | 0.5 | - | |

- 1. Guaranteed by characterization results.
- 2. This value is obtained when PA9 or PA12 are used.
- 3. This value is obtained when PC2 is used.
- 4. This value is obtained when PA11 or PA15 are used.

5. This value is obtained when PC3 is used.




Figure 51. I²S slave timing diagram (Philips protocol)⁽¹⁾

LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 52. I²S master timing diagram (Philips protocol)⁽¹⁾

LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

DS13314 Rev 2 197/228

SAI characteristics

Unless otherwise specified, the parameters given in *Table 109* for SAI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and VDD supply voltage conditions summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C_I = 30 pF
- IO Compensation cell activated.
- Measurement points are done at CMOS levels: 0.5V_{DD}
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (SCK,SD,WS).

Table 109. SAI characteristics⁽¹⁾


| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|------------------------------------|--|-----|------|------|
| f _{MCK} | SAI Main clock output - | | - | 50 | |
| | | Master transmitter, 2.7 V ≤ V _{DD} ≤ 3.6 V | - | 45 | |
| | | Master transmitter, 1.62 V ≤ V _{DD} ≤ 3.6 V | - | 32 | |
| f. | SAI clock frequency ⁽²⁾ | Master receiver, 1.62 V ≤ V _{DD} ≤ 3.6 V | - | 32 | MHz |
| f _{CK} | SAI Clock frequency. | Slave transmitter, 2.7 V ≤ V _{DD} ≤ 3.6 V | - | 47.5 | |
| | | Slave transmitter, 1.62 V ≤ V _{DD} ≤ 3.6 V | - | 41.5 | |
| | | Slave receiver, 1.62 V ≤ V _{DD} ≤ 3.6 V | - | 50 | |

Table 109. SAI characteristics⁽¹⁾ (continued)

| Symbol | Parameter | Parameter Conditions | | Max | Unit |
|--------------------------|---------------------------|--|-----|------|------|
| 4 | C valid time | Master mode, 2.7 V ≤ V _{DD} ≤ 3.6 V | - | 11 | |
| t _{v(FS)} | F _S valid time | Master mode, 1.62 V ≤ V _{DD} ≤ 3.6 V | - | 15.5 | |
| t _{su(FS)} | F _S setup time | Slave mode | 2.5 | - | |
| + | Master mode | | 6 | - | |
| t _{h(FS)} | F _S hold time | Slave mode | 0.5 | - | |
| t _{su(SD_A_MR)} | Data input actus time | Master receiver | 3 | - | |
| t _{su(SD_B_SR)} | Data input setup time | Slave receiver | 3.5 | - | |
| t _{h(SD_A_MR)} | Data input hold time | Master receiver | 3.5 | - | |
| t _{h(SD_B_SR)} | Data input hold time | Slave receiver | 0 | - | ns |
| • | Data output valid time | Slave transmitter (after enable edge), $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$ | - | 10.5 | |
| t _{v(SD_B_ST)} | Data output valid time | Slave transmitter (after enable edge), $1.62 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$ | - | 12 | |
| t _{h(SD_B_ST)} | Data output hold time | Slave transmitter (after enable edge) | 6.5 | - | |
| | Data output valid time | Master transmitter (after enable edge), 2.7 V ≤ V _{DD} ≤ 3.6 V | - | 10.5 | |
| t _{v(SD_A_MT)} | Data output valid time | Master transmitter (after enable edge), 1.62 V ≤ V _{DD} ≤ 3.6 V | - | 14.5 | |
| t _{h(SD_A_MT)} | Data output hold time | Master transmitter (after enable edge) | 6 | - | |

- 1. Guaranteed by characterization results.
- 2. APB clock frequency must be at least twice SAI clock frequency.

Figure 53. SAI master timing waveforms






Figure 54. SAI slave timing waveforms

MDIO characteristics

Unless otherwise specified, the parameters given in *Table 110* for the MDIO are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and VDD supply voltage conditions summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- I/O Compensation cell activated.
- Measurement points are done at CMOS levels: 0.5V_{DD}
- HSLV activated when V_{DD} ≤ 2.7 V
- VOS level set to VOS0

Table 110. MDIO Slave timing parameters

| Symbol | Parameter | Min | Тур | Max | Unit |
|-----------------------|---|-----|-----|-----|------|
| F_{MDC} | Management Data Clock | - | - | 30 | MHz |
| t _{d(MDIO)} | Management Data Iput/output output valid time | 8 | 10 | 18 | |
| t _{su(MDIO)} | Management Data Iput/output setup time | 1 | - | - | ns |
| t _{h(MDIO)} | Management Data Iput/output hold time | 1 | - | - | |




Figure 55. MDIO Slave timing diagram

SD/SDIO MMC card host interface (SDMMC) characteristics

Unless otherwise specified, the parameters given in *Table 111* and *Table 112* for SDIO are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and VDD supply voltage summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C_I =30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- IO Compensation cell activated.
- HSLV activated when V_{DD} ≤ 2.7 V
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output characteristics.

Table 111. Dynamics characteristics: SD / MMC characteristics, V_{DD}=2.7 to 3.6 V⁽¹⁾⁽²⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | | |
|----------------------|---|------------------------|-----|-----|-----|------|--|--|
| f _{PP} | Clock frequency in data transfer mode | - | 0 | - | 120 | MHz | | |
| - | SDIO_CK/fPCLK2 frequency ratio | - | - | - | 8/3 | - | | |
| t _{W(CKL)} | Clock low time | f _{PP} =52MHz | 8.5 | 9.5 | - | ns | | |
| t _{W(CKH)} | Clock high time | IPP -DZIVII IZ | 8.5 | 9.5 | ı | 115 | | |
| CMD, D inp | CMD, D inputs (referenced to CK) in eMMC legacy/SDR/DDR and SD HS/SDR/DDR mode | | | | | | | |
| t _{ISU} | Input setup time HS | - | 2.5 | - | - | | | |
| t _{IH} | Input hold time HS | - | 0.5 | - | - | ns | | |
| t _{IDW} (3) | Input valid window (variable window) | - | 1.5 | - | - | | | |
| CMD, D out | CMD, D outputs (referenced to CK) in eMMC legacy/SDR/DDR and SD HS/SDR/DDR mode | | | | | | | |
| t _{OV} | Output valid time HS | - | - | 5.5 | 6 | ns | | |
| t _{OH} | Output hold time HS | - | 4.5 | - | - | 115 | | |



DS13314 Rev 2 201/228

Table 111. Dynamics characteristics: SD / MMC characteristics, V_{DD} =2.7 to 3.6 $V^{(1)(2)}$

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | | |
|--|------------------------------|------------|-----|-----|-----|------|--|--|
| CMD, D inputs (referenced to CK) in SD default mode | | | | | | | | |
| t _{ISUD} | Input setup time SD | - | 1.5 | | - | no | | |
| t _{IHD} | Input hold time SD | - | 0.5 | | - | - ns | | |
| CMD, D outputs (referenced to CK) in SD default mode | | | | | | | | |
| t _{OVD} | Output valid default time SD | - | - | 1 | 1 | ne | | |
| t _{OHD} | Output hold default time SD | - | 0 | - | - | ns | | |

^{1.} Guaranteed by characterization results.

Table 112. Dynamics characteristics: eMMC characteristics VDD=1.71V to 1.9V⁽¹⁾⁽²⁾

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | |
|--|---------------------------------------|-------------------------|-----|-----|-----|------|--|
| f _{PP} | Clock frequency in data transfer mode | - | 0 | - | 85 | MHz | |
| - | SDIO_CK/fPCLK2 frequency ratio | - | - | - | 8/3 | - | |
| t _{W(CKL)} | Clock low time | f _{PP} =52 MHz | 8.5 | 9.5 | - | ns | |
| t _{W(CKH)} | Clock high time | 1pp =32 Wil 12 | 8.5 | 9.5 | - | 113 | |
| CMD, D inputs (referenced to CK) in eMMC mode | | | | | | | |
| t _{ISU} | Input setup time HS | - | 1.5 | i | - | | |
| t _{IH} | Input hold time HS | - | 1.5 | 1 | - | ns | |
| t _{IDW} (3) | Input valid window (variable window) | - | 3.5 | - | - | | |
| CMD, D outputs (referenced to CK) in eMMC mode | | | | | | | |
| t _{OVD} | Output valid time HS | - | - | 6 | 6.5 | ns | |
| t _{OHD} | Output hold time HS | - | 5.5 | - | - | 113 | |

^{1.} Guaranteed by characterization results.

^{2.} Above 100 MHz, $C_L = 20 pF$.

^{3.} The minimum window of time where the data needs to be stable for proper sampling in tuning mode.


^{2.} $C_L = 20 pF$.

^{3.} The minimum window of time where the data needs to be stable for proper sampling in tuning mode.

tW(CKH) \^tW(CKL) CK tov ^tOH D, CMD (output) tisu D, CMD (input) ai14887

Figure 56. SDIO high-speed mode

Figure 57. SD default mode



 $t_{\text{w(CLKL)}} \\$ $t_{\text{f(CLK)}}$ $t_{\text{r}(\text{CLK})}$ $t_{(\text{CLK})} \\$ $t_{\text{w(CLKH)}} \\$ Clock $t_{\text{hr}(OUT)}$ t_{hf(OUT)} Data output 100 102 101 IO3 104 105 $t_{\text{sr(IN)}}t_{\text{hr(IN)}}$ Data input 100 Ιφ1 102 103

Figure 58. DDR mode

MSv36879V3

104

105

USB OTG_FS characteristics

Unless otherwise specified, the parameters given in *Table 114* for ULPI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C_I =20 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- IO Compensation cell activated.
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output characteristics.

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|--------------------------|--|---------------------|--------------------|------|------|------|
| V _{DD33US} B | USB transceiver operating voltage | - | 3.0 ⁽¹⁾ | - | 3.6 | V |
| R _{PUI} | Embedded USB_DP pull-up value during idle | - | 900 | 1250 | 1600 | |
| R _{PUR} | Embedded USB_DP pull-up value during reception | - | 1400 | 2300 | 3200 | Ω |
| Z _{DRV} | Output driver impedance ⁽²⁾ | Driver high and low | 28 | 36 | 44 | |

Table 113. USB OTG_FS electrical characteristics

USB OTG HS characteristics

Unless otherwise specified, the parameters given in *Table 114* for ULPI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C_I =20 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- IO Compensation cell activated.
- VOS level set to VOS0

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output characteristics.

The USB functionality is ensured down to 2.7 V. However, not all USB electrical characteristics are degraded in the 2.7 to 3.0 V voltage range.


^{2.} No external termination series resistors are required on USB_DP (D+) and USB_DM (D-); the matching impedance is already included in the embedded driver.

Table 114. Dynamics characteristics: USB ULPI⁽¹⁾

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|----------------------------------|---|--|-----|-----|-----|------|
| t _{SC} | Control in (ULPI_DIR , ULPI_NXT) setup time | - | 5.5 | - | - | |
| t _{HC} | Control in (ULPI_DIR, ULPI_NXT) hold time | - | 0 | - | - | |
| t _{SD} | Data in setup time | - | 2.5 | - | - | ns |
| t _{HD} | Data in hold time | - | 0 | - | - | 115 |
| + /+ | Control/Datal output delay | $2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V},$ $\text{C}_{L} = 20 \text{ pF}$ | - | 6.0 | 8.0 | |
| t _{DC} /t _{DD} | Control Data output delay | 1.71 V < V _{DD} < 3.6 V , C _L = 15 pF | - | 6.0 | 12 | |

^{1.} Guaranteed by characterization results.

Figure 59. ULPI timing diagram



Ethernet interface characteristics

Unless otherwise specified, the parameters given in *Table 115*, *Table 116* and *Table 117* for SMI, RMII and MII are derived from tests performed under the ambient temperature, f_{rcc_c_ck} frequency and V_{DD} supply voltage conditions summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C_L=20 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- IO Compensation cell activated.
- HSLV activated when VDD ≤ 2.7 V
- VOS level set to VOS1


Refer to Section 6.3.16: I/O port characteristics for more details on the input/output characteristics:

Table 115. Dynamics characteristics: Ethernet MAC signals for SMI ⁽¹⁾

| Symbol | Parameter | Min | Тур | Max | Unit |
|-----------------------|--------------------------|------|-----|-----|------|
| t _{MDC} | MDC cycle time(2.5 MHz) | 400 | 400 | 403 | |
| T _{d(MDIO)} | Write data valid time | 0.5 | 1.5 | 4 | ns |
| t _{su(MDIO)} | Read data setup time | 12.5 | - | - | 115 |
| t _{h(MDIO)} | Read data hold time | 0 | - | - | |

^{1.} Guaranteed by characterization results.

Figure 60. Ethernet SMI timing diagram



| Table 116. Dynamics characteristics. Ethernet MAC signals for Kimir | | | | | | | |
|---|----------------------------------|-----|-----|------|------|--|--|
| Symbol | Parameter Min | | Тур | Max | Unit | | |
| t _{su(RXD)} | Receive data setup time | 2 | - | - | | | |
| t _{ih(RXD)} | Receive data hold time | 2 | - | - | | | |
| t _{su(CRS)} | Carrier sense setup time | 1.5 | - | - | ns | | |
| t _{ih(CRS)} | Carrier sense hold time | 1.5 | - | - | 115 | | |
| t _{d(TXEN)} | Transmit enable valid delay time | 8 | 0 | 10.5 | | | |
| t _{d(TXD)} | Transmit data valid delay time | 7 | 8 | 9.5 | | | |

Table 116. Dynamics characteristics: Ethernet MAC signals for RMII (1)

^{1.} Guaranteed by characterization results.




Table 117. Dynamics characteristics: Ethernet MAC signals for MII (1)

| Symbol | Parameter | Max | Unit | | |
|----------------------|----------------------------------|-----|------|----|----|
| t _{su(RXD)} | Receive data setup time | 2.0 | - | - | |
| t _{ih(RXD)} | Receive data hold time | 2.0 | - | - | |
| t _{su(DV)} | Data valid setup time | 1.5 | - | - | |
| t _{ih(DV)} | Data valid hold time | 1.5 | - | - | ne |
| t _{su(ER)} | Error setup time | 1.5 | - | - | ns |
| t _{ih(ER)} | Error hold time | 0.5 | - | - | |
| t _{d(TXEN)} | Transmit enable valid delay time | 9.0 | 11 | 19 | |
| t _{d(TXD)} | Transmit data valid delay time | 8.5 | 10 | 19 | |

^{1.} Guaranteed by characterization results.

DS13314 Rev 2 207/228




Figure 62. Ethernet MII timing diagram

JTAG/SWD interface characteristics

Unless otherwise specified, the parameters given in *Table 118* and *Table 119* for JTAG/SWD are derived from tests performed under the ambient temperature, $f_{rcc_c_ck}$ frequency and V_{DD} supply voltage summarized in *Table 12: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C_I =30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}
- VOS level set to VOS0

208/228

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output characteristics:

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|---------------------------------|----------------------------------|-------------------------------|------|------|---------|
| F _{pp} | T _{CK} clock frequency | 2.7V <v<sub>DD< 3.6 V</v<sub> | - | - | 37 | |
| 1/t _{c(TCK)} | 1 CK clock freducticy | 1.62 <v<sub>DD< 3.6 V</v<sub> | - | - | 27.5 | MHz |
| ti _{su(TMS)} | TMS input setup time | - | 2.5 | - | - | IVII IZ |
| ti _{h(TMS)} | TMS input hold time | - | 1 | - | - | |
| ti _{su(TDI)} | TDI input setup time | - | 1.5 | - | - | - |
| ti _{h(TDI)} | TDI input hold time | - | 1 | - | - | - |
| + | TDO output valid time | 2.7V <v<sub>DD< 3.6 V</v<sub> | V _{DD} < 3.6 V - 8 1 | 13.5 | - | |
| t _{ov(TDO)} | TDO output valid time | 1.62 <v<sub>DD< 3.6 V</v<sub> | - | 8 | 18 | - |
| t _{oh(TDO)} | TDO output hold time | - | 7 | - | - | - |

Table 118. Dynamics JTAG characteristics

Table 119. Dynamics SWD characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | |
|-------------------------|-------------------------|----------------------------------|-----|-----|------|--------|--|
| F _{pp} | SWCLK clock frequency | 2.7V <v<sub>DD< 3.6 V</v<sub> | - | - | 71 | MHz | |
| 1/t _{c(SWCLK)} | SWOLK GOOK Hequency | 1.62 <v<sub>DD< 3.6 V</v<sub> | - | - | 52.5 | IVIITZ | |
| ti _{su(SWDIO)} | SWDIO input setup time | - | 2.5 | - | - | - | |
| ti _{h(SWDIO)} | SWDIO input hold time | - | 1 | - | - | - | |
| | SWDIO output valid time | 2.7V <v<sub>DD< 3.6 V</v<sub> | - | 8.5 | 14 | - | |
| t _{ov(SWDIO)} | | 1.62 <v<sub>DD< 3.6 V</v<sub> | - | 8.5 | 19 | - | |
| t _{oh(SWDIO)} | SWDIO output hold time | - | 8 | - | - | - | |

Figure 63. JTAG timing diagram





Figure 64. SWD timing diagram




Package information STM32H733xG

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status *are available at www.st.com.* ECOPACK is an ST trademark.

7.1 LQFP100 package information

LQFP100 is a 100-pin, 14 x 14 mm low-profile quad flat package.



1. Drawing is not to scale.

Table 120. LQPF100 package mechanical data

| Compleal | millimeters | | | inches ⁽¹⁾ | | |
|----------|-------------|--------|--------|-----------------------|--------|--------|
| Symbol | Min | Тур | Max | Min | Тур | Max |
| Α | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| С | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 15.800 | 16.000 | 16.200 | 0.6220 | 0.6299 | 0.6378 |
| D1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 |
| D3 | - | 12.000 | - | - | 0.4724 | - |
| Е | 15.800 | 16.000 | 16.200 | 0.6220 | 0.6299 | 0.6378 |
| E1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 |
| E3 | - | 12.000 | - | - | 0.4724 | - |
| е | - | 0.500 | - | - | 0.0197 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | 0.0° | 3.5° | 7.0° | 0.0° | 3.5° | 7.0° |
| ccc | - | - | 0.080 | - | - | 0.0031 |

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

211/228

Package information STM32H733xG




Figure 66. LQFP100 package recommended footprint

1. Dimensions are expressed in millimeters.

STM32H733xG Package information

Device marking for LQFP100

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.




Figure 67. LQFP100 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

4

DS13314 Rev 2 213/228

Package information STM32H733xG

7.2 TFBGA100 package information

TFBGA100 is a 100-ball, 8 x 8 mm, 0.8 mm pitch, thin fine-pitch ball grid array package.




Figure 68. TFBGA100 package outline


1. Drawing is not to scale.

Table 121. TFBGA100 package mechanical data

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|-------|-------|-----------------------|--------|--------|
| | Min | Тур | Max | Min | Тур | Max |
| А | - | - | 1.100 | - | - | 0.0433 |
| A1 | 0.150 | - | - | 0.0059 | - | - |
| A2 | - | 0.760 | - | - | 0.0299 | - |
| b | 0.350 | 0.400 | 0.450 | 0.0138 | 0.0157 | 0.0177 |
| D | 7.850 | 8.000 | 8.150 | 0.3091 | 0.3150 | 0.3209 |
| D1 | - | 7.200 | | - | 0.2835 | - |
| E | 7.850 | 8.000 | 8.150 | 0.3091 | 0.3150 | 0.3209 |
| E1 | - | 7.200 | - | - | 0.2835 | - |
| е | - | 0.800 | - | - | 0.0315 | - |
| F | - | 0.400 | - | - | 0.0157 | - |
| G | - | 0.400 | - | - | 0.0157 | - |
| ddd | - | - | 0.100 | - | - | 0.0039 |
| eee | - | - | 0.150 | - | - | 0.0059 |
| fff | - | - | 0.080 | - | - | 0.0031 |

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 69. TFBGA100 package recommended footprint



^{1.} Dimensions are expressed in millimeters.

DS13314 Rev 2 215/228

Package information STM32H733xG

Table 122. TFBGA100 recommended PCB design rules (0.8 mm pitch BGA)

| Dimension | Recommended values |
|-------------------|---|
| Pitch | 0.8 |
| Dpad | 0.400 mm |
| Dsm | 0.470 mm typ (depends on the soldermask registration tolerance) |
| Stencil opening | 0.400 mm |
| Stencil thickness | Between 0.100 mm and 0.125 mm |
| Pad trace width | 0.120 mm |

Device marking for TFBGA100

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Product identification⁽¹⁾
STM32H733

Revision code

WGH6

Date code

Y WW

MSv52531V2

Figure 70. TFBGA100 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.3 LQFP144 package information

LQFP144 is a 144-pin, 20 x 20 mm low-profile quad flat package.




Figure 71. LQFP144 package outline

1. Drawing is not to scale.

Table 123. LQFP144 package mechanical data

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|--------|--------|-----------------------|--------|--------|
| | Min | Тур | Max | Min | Тур | Max |
| Α | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| С | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 21.800 | 22.000 | 22.200 | 0.8583 | 0.8661 | 0.8740 |
| D1 | 19.800 | 20.000 | 20.200 | 0.7795 | 0.7874 | 0.7953 |
| D3 | - | 17.500 | - | - | 0.6890 | - |
| Е | 21.800 | 22.000 | 22.200 | 0.8583 | 0.8661 | 0.8740 |
| E1 | 19.800 | 20.000 | 20.200 | 0.7795 | 0.7874 | 0.7953 |
| E3 | - | 17.500 | - | - | 0.6890 | - |
| е | - | 0.500 | - | - | 0.0197 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | 0° | 3.5° | 7° | 0° | 3.5° | 7° |
| ccc | - | - | 0.080 | - | - | 0.0031 |

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 72. LQFP144 package recommended footprint

1. Dimensions are expressed in millimeters.

Device marking for LQFP144

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.




Figure 73. LQFP144 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

STM32H733xG Package information

7.4 UFBGA144 package information

UFBGA144 is a 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package.




Figure 74. UFBGA144 package outline

1. Drawing is not to scale.

Table 124. UFBGA144 package mechanical data

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|-------|-------|-----------------------|--------|--------|
| | Min. | Тур. | Max. | Min. | Тур. | Max. |
| Α | 0.460 | 0.530 | 0.600 | 0.0181 | 0.0209 | 0.0236 |
| A1 | 0.050 | 0.080 | 0.110 | 0.0020 | 0.0031 | 0.0043 |
| A2 | 0.400 | 0.450 | 0.500 | 0.0157 | 0.0177 | 0.0197 |
| A3 | - | 0.130 | - | - | 0.0051 | - |
| A4 | 0.270 | 0.320 | 0.370 | 0.0106 | 0.0126 | 0.0146 |
| b | 0.230 | 0.280 | 0.320 | 0.0091 | 0.0110 | 0.0126 |
| D | 6.950 | 7.000 | 7.050 | 0.2736 | 0.2756 | 0.2776 |
| D1 | 5.450 | 5.500 | 5.550 | 0.2146 | 0.2165 | 0.2185 |
| E | 6.950 | 7.000 | 7.050 | 0.2736 | 0.2756 | 0.2776 |
| E1 | 5.450 | 5.500 | 5.550 | 0.2146 | 0.2165 | 0.2185 |
| е | - | 0.500 | - | - | 0.0197 | - |
| F | 0.700 | 0.750 | 0.800 | 0.0276 | 0.0295 | 0.0315 |

Table 124. UFBGA144 package mechanical data (continued)

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|--------|-------------|------|-------|-----------------------|------|--------|
| | Min. | Тур. | Max. | Min. | Тур. | Max. |
| ddd | - | - | 0.100 | - | - | 0.0039 |
| eee | - | - | 0.150 | - | - | 0.0059 |
| fff | - | - | 0.050 | - | - | 0.0020 |

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 75. UFBGA144 package recommended footprint




Table 125. UFBGA144 recommended PCB design rules (0.50 mm pitch BGA)

| Dimension | Recommended values | |
|-------------------|--|--|
| Pitch | 0.50 mm | |
| Dpad | 0.280 mm | |
| Dsm | 0.370 mm typ. (depends on the soldermask registration tolerance) | |
| Stencil opening | 0.280 mm | |
| Stencil thickness | Between 0.100 mm and 0.125 mm | |
| Pad trace width | 0.120 mm | |

Device marking for UFBGA144

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.




Figure 76. UFBGA144 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

DS13314 Rev 2 223/228

7.5 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$\mathsf{P}_\mathsf{I/O} \; \mathsf{max} = \Sigma \; (\mathsf{V}_\mathsf{OL} \times \mathsf{I}_\mathsf{OL}) + \Sigma ((\mathsf{V}_\mathsf{DD} - \mathsf{V}_\mathsf{OH}) \times \mathsf{I}_\mathsf{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Table 126. Thermal characteristics

| Symbol | Definition | Parameter | Value | Unit | |
|-----------------|--------------------------------------|--|-------|--------|--|
| Θ_{JA} | Thermal resistance junction-ambient | Thermal resistance junction-ambient LQFP100 - 14 x 14 mm /0.5 mm pitch | 43.8 | - °C/W | |
| | | Thermal resistance junction-ambient TFBGA100 - 8 x 8 mm /0.8 mm pitch | 43.2 | | |
| | | Thermal resistance junction-ambient LQFP144 - 20 x 20 mm /0.5 mm pitch | 44.8 | | |
| | | Thermal resistance junction-ambient UFBGA144 - 7 x 7 mm /0.5 mm pitch | TBD | | |
| ΘЈВ | Thermal resistance junction-board | Thermal resistance junction-ambient LQFP100 - 14 x 14 mm /0.5 mm pitch | 19.8 | | |
| | | Thermal resistance junction-ambient TFBGA100 - 8 x 8 mm /0.8 mm pitch | 24.8 | °C/W | |
| | | Thermal resistance junction-ambient LQFP144 - 20 x 20 mm /0.5 mm pitch | 24.4 | C/VV | |
| | | Thermal resistance junction-ambient UFBGA144 - 7 x 7 mm /0.5 mm pitch | TBD | | |
| Θ _{JC} | Thermal resistance junction-case | Thermal resistance junction-ambient LQFP100 - 14 x 14 mm /0.5 mm pitch | 7.3 | | |
| | | Thermal resistance junction-ambient TFBGA100 - 8 x 8 mm /0.8 mm pitch | 13.2 | °C/W | |
| | | Thermal resistance junction-ambient LQFP144 - 20 x 20 mm /0.5 mm pitch | 7.4 | | |
| | | Thermal resistance junction-ambient UFBGA144 - 7 x 7 mm /0.5 mm pitch | TBD | | |


7.5.1 Reference documents

• JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

• For information on thermal management, refer to application note "Thermal management guidelines for STM32 applications" (AN5036) available from www.st.com.

Ordering information STM32H733xG

8 Ordering information



For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

STM32H733xG Revision history

9 Revision history

Table 127. Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 10-Jul-2020 | 1 | Initial release. |
| | 2 | Renamed Section 3.31 into True random number generator (RNG). |
| | | Replaced V _{DDIOx} by V _{DD} in <i>Section 6: Electrical characteristics</i> . |
| | | Updated I _{IO} in <i>Table 10: Current characteristics</i> . |
| 03-Sep-2020 | | Updated Table 24: Typical current consumption in Autonomous mode, Table 27: Typical current consumption in Standby mode and Table 28: Typical and maximum current consumption in VBAT mode. |
| | | Added Section 6.3.15: I/O current injection characteristics. |
| | | Removed reference to PI8 in Table 51: Output voltage characteristics for all I/Os except PC13, PC14 and PC15 and Table 52: Output voltage characteristics for PC13, PC14 and PC15. |
| | | Added Section : Analog switch between ports Pxy_C and Pxy. |

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved