

**STM32F334x4/x6/x8 Rev Z device limitations****Silicon identification**

This errata sheet applies to revision Z of the STMicroelectronics STM32F334xx products. These families feature an ARM® 32-bit Cortex®-M4 FPU core, for which an errata notice is also available (see [Section 1](#) for details).

[Section 2](#) gives a detailed description of the product silicon limitations.

The products are identifiable as shown in [Table 1](#):

- By the revision code marked below the order code on the device package
- By the last three digits of the Internal order code printed on the box label

The full list of part numbers is shown in [Table 2](#).

**Table 1. Device identification<sup>(1)(2)</sup>**

Order code	Revision code marked on device
STM32F334xx	"Z"

1. The REV\_ID bits in the DBGMCU\_IDCODE register show the revision code of the device (see the STM32F334xx reference manual for details on how to find the revision code).
2. Refer to datasheet for the device marking.

**Table 2. Device summary**

Reference	Part number
STM32F334xx	STM32F334K4, STM32F334C4, STM32F334R4 STM32F334K6, STM32F334C6, STM32F334R6 STM32F334K8, STM32F334C8, STM32F334R8

# Contents

<b>1</b>	<b>ARM® 32-bit Cortex®-M4 FPU core limitations</b>	<b>4</b>
1.1	Cortex®-M4 FPU core interrupted loads to stack pointer can cause erroneous behavior	5
1.2	VDIV or VSQRT instructions might not complete correctly when very short ISRs are used	5
<b>2</b>	<b>STM32F334xx silicon limitations</b>	<b>7</b>
2.1	System limitations	9
2.1.1	Wakeup sequence from Standby mode when using more than one wakeup source	9
2.1.2	Full JTAG configuration without NJTRST pin cannot be used	9
2.2	ADC limitations	10
2.2.1	DMA Overrun in dual interleaved mode with single DMA channel	10
2.2.2	Sampling time shortened in JAUTO autodelayed mode	10
2.2.3	Injected queue of context is not available in case of JQM = 0	10
2.2.4	Load multiple not supported by ADC interface	11
2.3	SPI peripheral limitations	11
2.3.1	SPI CRC may be corrupted when a peripheral connected to the same DMA channel of the SPI is under DMA transaction near the end of transfer or end of transfer '-1'	11
2.4	I <sup>2</sup> C peripheral limitations	12
2.4.1	10-bit slave mode: wrong direction bit value after Read header reception	12
2.4.2	10-bit combined with 7-bit slave mode: ADDCODE may indicate wrong slave address detection	13
2.4.3	Wakeup frames may not wakeup the MCU mode when STOP mode entry follows I <sup>2</sup> C enabling	13
2.4.4	Wrong behaviors in Stop mode when wakeup from Stop mode is disabled in I2C	14
2.4.5	Wakeup frame may not wakeup from STOP if $t_{HD(STA)}$ is close to $t_{su(HSI)}$ in Fast-mode and Fast-mode Plus.	14
2.4.6	Wrong data sampling when data set-up time ( $t_{SU;DAT}$ ) is smaller than one I2CCLK period	15
2.5	USART peripheral limitation	15
2.5.1	When PCLK is selected as clock source for USART1, PCLK1 is used instead of PCLK2	15

---

2.5.2	Start bit detected too soon when sampling for NACK signal from the smartcard . . . . .	16
2.5.3	Break request can prevent the Transmission Complete flag (TC) from being set . . . . .	16
2.5.4	nRTS is active while RE or UE = 0 . . . . .	16
2.6	GPIO peripheral limitation . . . . .	17
2.6.1	GPIOx locking mechanism is not working properly for GPIOx_OTYPE register . . . . .	17
2.7	HRTIM peripheral limitations . . . . .	17
2.7.1	HRTIM Alternate function output open drain mode not supported . . . . .	17
<b>3</b>	<b>Revision history . . . . .</b>	<b>18</b>

# 1 ARM® 32-bit Cortex®-M4 FPU core limitations

An errata notice of the STM32F334xx core is available from the following web address:  
<http://infocenter.arm.com>.

All the described limitations are minor and related to the revision r0p1-v1 of the Cortex-M4 FPU core. [Table 3](#) summarizes these limitations and their implications on the behavior of STM32F30xxx devices.

**Table 3. Cortex-M4 FPU core limitations and impact on microcontroller behavior**

ARM ID	ARM category	ARM summary of errata	Impact on STM32F3xxxx
752419	Cat 2	Interrupted loads to SP can cause erroneous behavior	Minor
752770	Cat B	Interrupted loads to SP can cause erroneous behavior	Minor
776924	Cat B	VDIV or VSQRT instructions might not complete correctly when very short ISRs are used	Minor

## 1.1 Cortex®-M4 FPU core interrupted loads to stack pointer can cause erroneous behavior

### Description

An interrupt occurring during the data-phase of a single word load to the stack pointer (SP/R13) can cause an erroneous behavior of the device. In addition, returning from the interrupt results in the load instruction being executed with an additional time.

For all the instructions performing an update of the base register, the base register is erroneously updated on each execution, resulting in the stack pointer being loaded from an incorrect memory location.

The instructions affected by this limitation are the following:

- LDR SP, [Rn],#imm
- LDR SP, [Rn,#imm]!
- LDR SP, [Rn,#imm]
- LDR SP, [Rn]
- LDR SP, [Rn,Rm]

### Workaround

As of today, no compiler generates these particular instructions. This limitation can only occur with hand-written assembly code.

Both issues can be solved by replacing the direct load to the stack pointer by an intermediate load to a general-purpose register followed by a move to the stack pointer.

Example:

```
Replace LDR SP, [R0] by  
LDR R2,[R0]  
MOV SP,R2
```

## 1.2 VDIV or VSQRT instructions might not complete correctly when very short ISRs are used

### Description

On Cortex-M4 with FPU core, 14 cycles are required to execute a VDIV or VSQRT instruction.

This limitation is present when the following conditions are met:

- A VDIV or VSQRT is executed
  - The destination register for VDIV or VSQRT is one of s0 - s15
  - An interrupt occurs and is taken
  - The ISR being executed does not contain a floating point instruction
  - 14 cycles after the VDIV or VSQRT is executed, an interrupt return is executed
- In this case, if there are only one or two instructions inside the interrupt service routine, then the VDIV or VSQRT instruction does not complete correctly and the register bank and FPSCR are not updated, meaning that these registers hold incorrect out-of-date data.

### Workaround

Two workarounds are applicable:

- Disable lazy context save of floating point state by clearing LSPEN to 0 (bit 30 of the FPCCR at address 0xE000EF34).
- Ensure that every ISR contains more than 2 instructions in addition to the exception return instruction.

## 2 STM32F334xx silicon limitations

[Table 4](#) gives quick references to all documented limitations.

Legend for [Table 4](#) is as follows:

A = workaround available;

N = no workaround available;

P = partial workaround available,

'-' and grayed = fixed.

**Table 4. Summary of silicon limitations**

Links to silicon limitations		Revision Z
Section 2.1: System limitations	<a href="#">Section 2.1.1: Wakeup sequence from Standby mode when using more than one wakeup source</a>	A
	<a href="#">Section 2.1.2: Full JTAG configuration without NJTRST pin cannot be used</a>	A
Section 2.2: ADC limitations	<a href="#">Section 2.2.1: DMA Overrun in dual interleaved mode with single DMA channel</a>	A
	<a href="#">Section 2.2.2: Sampling time shortened in JAUTO autodelayed mode</a>	A
	<a href="#">Section 2.2.3: Injected queue of context is not available in case of JQM = 0</a>	N
	<a href="#">Section 2.2.4: Load multiple not supported by ADC interface</a>	A
Section 2.3: SPI peripheral limitations	<a href="#">Section 2.3.1: SPI CRC may be corrupted when a peripheral connected to the same DMA channel of the SPI is under DMA transaction near the end of transfer or end of transfer '-1'</a>	N
	<a href="#">Section 2.3.1: SPI CRC may be corrupted when a peripheral connected to the same DMA channel of the SPI is under DMA transaction near the end of transfer or end of transfer '-1'</a>	P
Section 2.4: I2C peripheral limitations	<a href="#">Section 2.4.1: 10-bit slave mode: wrong direction bit value after Read header reception</a>	A
	<a href="#">Section 2.4.2: 10-bit combined with 7-bit slave mode: ADDCODE may indicate wrong slave address detection</a>	N
	<a href="#">Section 2.4.3: Wakeup frames may not wakeup the MCU mode when STOP mode entry follows I2C enabling</a>	A
	<a href="#">Section 2.4.4: Wrong behaviors in Stop mode when wakeup from Stop mode is disabled in I2C</a>	A
	<a href="#">Section 2.4.5: Wakeup frame may not wakeup from STOP if tHD(STA) is close to tsu(HSI) in Fast-mode and Fast-mode Plus.</a>	P
	<a href="#">Section 2.4.6: Wrong data sampling when data set-up time (tSU;DAT) is smaller than one I2CCLK period</a>	P

Table 4. Summary of silicon limitations (continued)

Links to silicon limitations		Revision Z
Section 2.5: USART peripheral limitation	<a href="#">Section 2.5.1: When PCLK is selected as clock source for USART1, PCLK1 is used instead of PCLK2</a>	A
	<a href="#">Section 2.5.2: Start bit detected too soon when sampling for NACK signal from the smartcard</a>	A
	<a href="#">Section 2.5.3: Break request can prevent the Transmission Complete flag (TC) from being set</a>	A
	<a href="#">Section 2.5.4: nRTS is active while RE or UE = 0</a>	A
Section 2.6: GPIO peripheral limitation	<a href="#">Section 2.6.1: GPIOx locking mechanism is not working properly for GPIOx_OTYPE register</a>	A
Section 2.7: HRTIM peripheral limitations	<a href="#">Section 2.7.1: HRTIM Alternate function output open drain mode not supported</a>	A



## 2.1 System limitations

### 2.1.1 Wakeup sequence from Standby mode when using more than one wakeup source

#### Description

The various wakeup sources are logically OR-ed in front of the rising-edge detector that generates the wakeup flag (WUF). The WUF flag needs to be cleared prior to the Standby mode entry, otherwise the MCU wake up immediately.

If one of the configured wakeup sources is kept high during the clearing of WUF flag (by setting the CWUF bit), it may mask further wakeup events on the input of the edge detector. As a consequence, the MCU could not be able to wake up from Standby mode.

#### Workaround

To avoid this limitation, the following sequence should be applied before entering the Standby mode:

- Disable all used wakeup sources.
- Clear all related wakeup flags.
- Re-enable all used wakeup sources.
- Enter Standby mode

*Note:* When applying this workaround, if one of the wakeup sources is still kept high, the MCU will enter the Standby mode but then it wake up immediately generating the power reset.

### 2.1.2 Full JTAG configuration without NJTRST pin cannot be used

#### Description:

When using the JTAG debug port in debug mode, the connection with the debugger is lost if the NJTRST pin (PB4) is used as a GPIO. Only the 4-wire JTAG port configuration is impacted.

#### Workaround:

Use the SWD debug port instead of the full 4-wire JTAG port.

## 2.2 ADC limitations

### 2.2.1 DMA Overrun in dual interleaved mode with single DMA channel

#### Description

DMA overrun conditions can be encountered when two ADCs are working in dual interleaved mode with a single DMA channel for both (MDMA[1:0]bits equal to 0b10 or 0b11). This limitation applies in Single, Continuous and Discontinuous mode.

#### Workaround

The MDMA [1:0] bits must be kept cleared and each ADC must have its own DMA channel enabled (dual DMA configuration).

### 2.2.2 Sampling time shortened in JAUTO autodelayed mode

#### Description

When the ADC is configured in JAUTO single conversion mode (CONT=0), with autodelayed mode enabled (AUTDLY = 1), if the last regular conversion is read and a new regular trigger arrives before the JEOS bit is cleared, the first regular conversion sampling time is shortened by 1 cycle.

This does not apply for configuration where SMP = 000 (1.5 cycle sampling time), or if the interval between triggers is always above the auto-injected sequence conversion period.

#### Workaround

The sampling time can be increased by 1 clock cycle if the situation is foreseen.

### 2.2.3 Injected queue of context is not available in case of JQM = 0

#### Description

The queue mechanism is not functional when JQM = 0. The effective queue length is equal to 1 stage: a new context written before the previous context's consumption will lead to a queue overflow and will be ignored.

Consequently, the ADC must be stopped before programming the JSQR register.

#### Workaround

None.

## 2.2.4 Load multiple not supported by ADC interface

### Description

The ADC interface only supports non-sequential read accesses.

Read accesses on AHB3 port (ADC interface) using Load multiple instruction are not supported.

The following sequence (read of JDR1, JDR2 and JDR3 injected data registers) will only cause the R1 register to be loaded with JDR1 value, and registers R2 and R3 will be zeroed.

```
LDR R0 = 0x50000080  
LDMIA R0, {R1, R2, R3}
```

### Workaround

Load multiple instruction LDMxx must be replaced by multiple single load (LD) instructions.

## 2.3 SPI peripheral limitations

### 2.3.1 SPI CRC may be corrupted when a peripheral connected to the same DMA channel of the SPI is under DMA transaction near the end of transfer or end of transfer '-1'

#### Description

SPI CRC may be corrupted when a peripheral connected to the same DMA channel of the SPI is under DMA transaction near the end of transfer or end of transfer '-1'.

In the following conditions:

- SPI is slave or master,
- Full duplex or simplex mode is used,
- CRC feature is enabled,
- SPI is configured to manage data transfers by software (interrupt or polling),
- a peripheral, mapped on the same DMA channel as the SPI, is doing DMA transfers,

the CRC may be frozen before the CRCNEXT bit is written, resulting in a CRC error.

#### Workaround

If the application allows it, use the DMA for SPI transfers.

## 2.4 I<sup>2</sup>C peripheral limitations

### 2.4.1 10-bit slave mode: wrong direction bit value after Read header reception

#### Description

Under specific conditions, the transfer direction bit DIR (bit 16 of status register I2C\_ISR) is low instead of high after reception of the 10-bit addressing Read header. Nevertheless, the I<sup>2</sup>C operates correctly in slave transmission mode, and data can be sent using the TXIS flag.

To see the limitation, all the following conditions have to be fulfilled:

- I<sup>2</sup>C has to be configured in 10-bit addressing mode (OA1MODE is set in the I2C\_OAR1 register).
- The high LSBs of the I<sup>2</sup>C slave address are equal to the 10-bit addressing Read header value (i.e. OA1[7:3] = 11110, OA1[2] = OA1[9], OA1[1] = OA1[8] and OA1[0] = 1 in the I2C\_OAR1 register).
- The I<sup>2</sup>C receives the 10-bit addressing Read header (0x 1111 0XX1) after the repeated start condition to enter slave transmission mode.

As a result, the DIR bit is incorrect in slave mode under specific conditions.

#### Workaround

If possible, do not use these four values as 10-bit addresses in slave mode:

- OA1[9:0] = 0011110001
- OA1[9:0] = 0111110011
- OA1[9:0] = 1011110101
- OA1[9:0] = 1111110111

If one of these addresses is the I<sup>2</sup>C slave address, the DIR bit must not be used in the FW.

## 2.4.2 10-bit combined with 7-bit slave mode: ADDCODE may indicate wrong slave address detection

### Description

Under specific conditions, the ADDCODE (Address match code) in the I2C\_ISR register indicates a wrong slave address.

To see the limitation, all the following conditions have to be fulfilled:

- The I<sup>2</sup>C slave address OA1 is enabled and configured in 10-bit mode (OA1EN=1 and OA1MODE=1)
- Another 7-bit slave address is enabled and the bits 1 to 7 of the 10-bit slave address OA1 are equal to the 7-bit slave address, ie. one of the configurations below is set:
  - OA2EN=1 and OA2MSK = 0 and OA1[7:1] = OA2[7:1]
  - OA2EN=1 and OA2MSK = 1 and OA1[7:2] = OA2[7:2]
  - OA2EN=1 and OA2MSK = 2 and OA1[7:3] = OA2[7:3]
  - OA2EN=1 and OA2MSK = 3 and OA1[7:4] = OA2[7:4]
  - OA2EN=1 and OA2MSK = 4 and OA1[7:5] = OA2[7:5]
  - OA2EN=1 and OA2MSK = 5 and OA1[7:6] = OA2[7:6]
  - OA2EN=1 and OA2MSK = 6 and OA1[7] = OA2[7]
  - OA2EN=1 and OA2MSK = 7
  - GCEN=1 and OA1[7:1] = 0b0000000
  - ALERTEN=1 and OA1[7:1] = 0b0001100
  - SMBDEN=1 and OA1[7:1] = 0b1100001
  - SMBHEN=1 and OA1[7:1] = 0b0001000
- The master starts a transfer addressed to the 10-bit slave address OA1.

As a result, after the address reception, the ADDCODE value is OA1[7:1] equal to the 7-bit slave address, instead of 0b11110 & OA1[9:8].

### Workaround

None. If several slave addresses are enabled, mixing 10-bit and 7-bit addresses, the 10-bit Slave address OA1 [7:1] must not be equal to the 7-bit slave address.

## 2.4.3 Wakeup frames may not wakeup the MCU mode when STOP mode entry follows I<sup>2</sup>C enabling

### Description

If the I<sup>2</sup>C is enabled (PE = 1) and wakeup from STOP enabled in I<sup>2</sup>C (WUPEN=1) while a transfer occurs on the I<sup>2</sup>C bus and STOP mode is entered during the same transfer while SCL=0, the I<sup>2</sup>C is not able to detect the following START condition. This means that if the I<sup>2</sup>C is addressed, it will not wake up the MCU and this address is not acknowledged.

### Workaround

After enabling the I<sup>2</sup>C (PE is set to 1), wait for a temporization before entering STOP mode, to ensure that the eventual on-going frame is finished.

## 2.4.4 Wrong behaviors in Stop mode when wakeup from Stop mode is disabled in I<sup>2</sup>C

### Description

When wakeup from Stop mode is disabled in I<sup>2</sup>C (WUPEN = 0) and the MCU enters Stop mode while a transfer is on going on the bus, some wrong behaviors may happen:

1. BUSY flag can be wrongly set when the MCU exits Stop mode. This prevents from initiating a transfer in master mode, as the START condition cannot be sent when BUSY is set.
2. If clock stretching is enabled (NOSTRETCH = 0), the I<sup>2</sup>C clock SCL may be stretched low by the I<sup>2</sup>C as long as the MCU is in Stop mode. This limitation may occur when the Stop mode is entered during the address phase of a transfer on the I<sup>2</sup>C bus while SCL = 0. Therefore the transfer may be stalled as long as the MCU is in Stop mode. The probability of the occurrence depends also on the timings configuration, the peripheral clock frequency and the I<sup>2</sup>C bus frequency.

These behaviors can occur in Slave mode and in Master mode in a multi-master topology.

### Workaround

Disable the I<sup>2</sup>C (PE=0) before entering Stop mode and re-enable it in Run mode.

## 2.4.5 Wakeup frame may not wakeup from STOP if $t_{HD(STA)}$ is close to $t_{su(HSI)}$ in Fast-mode and Fast-mode Plus.

### Description

Under specific conditions and if the START condition hold time  $t_{HD(STA)}$  duration is very close to the HSI start-up time duration  $t_{su(HSI)}$ , the I<sup>2</sup>C is not able to detect the address match and to wake up the MCU from STOP. The  $t_{su(HSI)}$  is between 1  $\mu$ s and 2  $\mu$ s (refer to product datasheet), therefore this issue cannot occur in Standard mode. To see the limitation, one of the conditions listed below has to be met:

- Timeout detection is enabled (TIMOUTEN=1 or TEXTEN=1) and the frame before the wakeup frame is abnormally finished due to a I<sup>2</sup>C Timeout detection (TIMOUT=1).
- The slave arbitration is lost during the frame before the wakeup frame (ARLO=1). According to standards, the slave arbitration is not applicable in I<sup>2</sup>C and used only in SMBus, for which the transfer is done in Standard mode. Therefore when the standards are respected this condition does not lead to the limitation.
- The MCU enters STOP mode while another slave is addressed, after the address phase and before the STOP condition (BUSY=1).
- The MCU is in STOP mode and another slave is addressed before the I<sup>2</sup>C is addressed.

**Note:** *The last three conditions can occur only in a multi-slave network. In STOP mode, the HSI is powered on by the I<sup>2</sup>C when a START condition is detected (SDA falling edge while SCL is high). The HSI is used to receive the address and it is powered off after the address reception is case it is not the I<sup>2</sup>C slave address. If one of the conditions above is met and if the SCL falling edge following the START condition occurs on the first cycle of the I2CCLK clock (HSI), the address reception is not correctly done and the address match wakeup interrupt is not generated.*

### Workaround

None at MCU level. To ensure the correct behavior in a multi-slave network, the master should use a START condition hold time lower than 1  $\mu$ s or greater than 2  $\mu$ s.

If the wakeup frame is not acknowledged by the I<sup>2</sup>C:

- If the master can program the duration of the START hold time: the master should decrease or increase the START condition hold time for more than one HSI period and resend the wakeup frame.
- If the master can change the I<sup>2</sup>C transfer mode: the master should switch to Standard mode and resend the wakeup frame.

## 2.4.6 Wrong data sampling when data set-up time ( $t_{\text{SU;DAT}}$ ) is smaller than one I2CCLK period

### Description

The I<sup>2</sup>C bus specification and user manual specifies a minimum data set-up time ( $t_{\text{SU;DAT}}$ ) at:

- 250ns in Standard-mode,
- 100 ns in Fast-mode,
- 50 ns in Fast-mode Plus.

The I<sup>2</sup>C SDA line is not correctly sampled when  $t_{\text{SU;DAT}}$  is smaller than one I2CCLK (I<sup>2</sup>C clock) period: the previous SDA value is sampled instead of the current one. This can result in a wrong slave address reception, a wrong received data byte, or a wrong received acknowledge bit.

### Workaround

Increase the I2CCLK frequency to get I2CCLK period smaller than the transmitter minimum data set-up time. Or, if it is possible, increase the transmitter minimum data set-up time.

## 2.5 USART peripheral limitation

### 2.5.1 When PCLK is selected as clock source for USART1, PCLK1 is used instead of PCLK2

#### Description

USART1 is mapped on the fast APB (APB2) and its clock can be selected among four different sources using the USART1SW [1:0] bits in the RCC\_CFGR3 register.

The default configuration selects PCLK1 (APB1 clock) as USART1 clock source instead of PCLK2 (APB2 clock).

#### Workaround

There is no workaround. To reach 9 Mbaud, System Clock (SYSCLK) should be selected as USART1 clock source.

## 2.5.2 Start bit detected too soon when sampling for NACK signal from the smartcard

### Description

In the ISO7816, when a character parity error is incorrect, the Smartcard receiver shall transmit a NACK error signal at  $(10.5 \pm 0.2)$  etu after the character START bit falling edge. In this case, the USART transmitter should be able to detect correctly the NACK signal by sampling at  $(11.0 \pm 0.2)$  etu after the character START bit falling edge.

The USART peripheral used in Smartcard mode doesn't respect the  $(11 \pm 0.2)$  etu timing, and when the NACK falling edge arrives at 10.68 etu or later, the USART might misinterpret this transition as a START bit even if the NACK is correctly detected.

### Workaround:

None.

## 2.5.3 Break request can prevent the Transmission Complete flag (TC) from being set

### Description:

After the end of transmission of a data (D1), the Transmission Complete (TC) flag will not be set in the following conditions:

- CTS hardware flow control is enabled.
- D1 is being transmitted
- A break transfer is requested before the end of D1 transfer
- nCTS is de-asserted before the end of transfer of D1

### Workaround:

If the application needs to detect the end of transfer of the data, the break request should be done after making sure that the TC flag is set.

## 2.5.4 nRTS is active while RE or UE = 0

### Description:

The nRTS line is driven low as soon as RTSE bit is set even if the USART is disabled (UE = 0) or the receiver is disabled (RE=0) i.e. not ready to receive data.

### Workaround:

Configure the I/O used for nRTS as alternate function after setting the UE and RE bits.



## 2.6 GPIO peripheral limitation

### 2.6.1 GPIOx locking mechanism is not working properly for GPIOx\_OTYPE register

#### Description

Locking of GPIOx\_OTYPER[i] with i = 15 ..8 depends on the setting of GPIOx\_LCKR[i-8] and not from the setting of GPIOx\_LCKR[i]. GPIOx\_LCKR[i-8] locks GPIOx\_OTYPER[i] together with GPIOx\_OTYPER[i-8]. It is not possible to lock GPIOx\_OTYPER[i] with i = 15...8, without locking also GPIOx\_OTYPER[i-8].

#### Workaround

The only way to lock GPIOx\_OTYPER[i] with i=15..8 is to lock also GPIOx\_OTYPER[i-8].

## 2.7 HRTIM peripheral limitations

### 2.7.1 HRTIM Alternate function output open drain mode not supported

#### Description:

The I/Os used as HRTIM alternate function outputs cannot be configured in open drain mode. Configuring them as open drain will result in a push pull configuration.

#### Work-around

There is no work-around.

### 3 Revision history

**Table 5. Document revision history**

Date	Revision	Changes
13-Jun-2014	1	Initial release
04-Dec-2014	2	Updated <a href="#">Section 2.1: System limitations</a> Updated <a href="#">Section 2.2: ADC limitations</a> Updated <a href="#">Section 2.3: SPI peripheral limitations</a> Added <a href="#">Section 2.7: HRTIM peripheral limitations</a> Updated <a href="#">Table 3: Cortex-M4 FPU core limitations and impact on microcontroller behavior</a> Updated <a href="#">Table 4: Summary of silicon limitations</a>
30-Mar-2015	3	Updated <a href="#">Table 4: Summary of silicon limitations</a> Added <a href="#">Section 2.1.2: Full JTAG configuration without NJTRST pin cannot be used</a> Added limitations in USART: <a href="#">Section 2.5.2: Start bit detected too soon when sampling for NACK signal from the smartcard</a> , <a href="#">Section 2.5.3: Break request can prevent the Transmission Complete flag (TC) from being set</a> and <a href="#">Section 2.5.3: Break request can prevent the Transmission Complete flag (TC) from being set</a>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved