QuickPCle HIP Core for Xilinx v1.5.6 Revision history



Release	Classification	Level	Description	Files modified	Impact	Workaround
1.4.0	Feature	Hiah	First release			
1.4.1	Feature		Added Stream In Packing: uncontiguous strobes are now supported.	qpcie_axi4_sti2sto.v, qpcie_axi4str_if.v, qpcie_top.v		
1.4.1	Feature	Medium	Added Early termination with Byte granularity.	qpcie_dma_engine.v, qpcie_axi4str_if.v, qpcie_unifiedbus_h.v		
1.4.1	Feature		Added Interconnect Pipeline options: Full, Automatic, Custom or No Pipeline modes.	qpcie_interconnect.v, qpcie_util_pkg.v		
1.4.1	Feature		Speed Optimizations.	All files		
1,4,1	Feature		Updated Xilinx Series-7 Hard IP with version 1.5	qpcie_v7_hip_top.v, v7_pcie_hip/*.v		
1.4.1	Feature		Added Stream In Packet Number optional setting	apcie ref design v0.v		
1.4.1	Feature		Added REFD_PERF register.	qpcie_ref_design_v0.v		
1.4.3	Fix		Applied Xilinx workaround for Ivy Bridge interoperability.	gpcie v7 hip 128b gt wrapper.v		
1.4.3	Fix	Low	Added Synthesis Project for PLDA XpressV7-LP Board			
1.4.3	Fix	Medium	Fixed Completion Timout counter calculation.	qpcie * pcie hip if.v		
			Fixed Early Termination issue when it occurs on last Byte position reaches the end of the Page			
1.4.3	Fix	Medium	minus Datapath.	qpcie_dma_engine.v		
1.4.3	Fix	High	Fixed properties of Internal Registers	qpcie_internal_reg.v		
				qpcie_top.v, qpcie_layer.v,		
1.4.3	Feature		Added support for AXI Slave configurable ID Width.	qpcie_axi4_slv_if.v, qpcie_axi4_mst2slv.v		
1.4.3	Feature		Added support for Completion Ordering Rules.	qpcie_ad_translator.v, qpcie_layer.v		
1.4.3	Feature		Added support for Mixed AXI4-Lite and AXI Slave Interface.	qpcie_internal_reg.v, qpcie_ad_translator.v		
1.4.3	Fix	High	Fixed Bridge Configuration Space Content.	qpcie_internal_reg.v		
			Added optional support for Bridge Internal Registers implemention as "Read As Zero - Write			
1.4.3	Feature	Low	Ignored".	qpcie_internal_reg.v		
1.4.3	Enhancement	Low	Updated AXI Master Write ID Management.	qpcie_ad_translator.v, qpcie_axi4_mst_if.v		
			Fixed issue on Stream In Interface resulting in missing packet with SG-Reporting in random			
1.4.3	Fix	Medium	conditions.	qpcie_axi4_str_if.v		
				qpcie_axi4lite_mst_if.v,		
				qpcie_axi4lite_slv_if.v, qpcie_axi4_mst_if.v,		
				qpcie_axi4_slv_if.v,		
				qpcie_plda_pcie3_sip_if.v,		
4.40	F-4	1	Devisored Free Management	<pre>qpcie_unifiedbus_h.v, qpcie_dma_engine.v, qpcie ad translator.v</pre>		
1.4.3	Enhancement	LOW	Reviewed Error Management.	qpcie_ad_translator.v qpcie_axi4_mst2slv.v, qpcie_axi4_slv_if.v,		
1.4.3	Feature	Modium	Added support for AXI Slave Fixed and Wrap Burst Types.	qpcie_axi4_mst2siv.v, qpcie_axi4_siv_ii.v, qpcie_ad_translator.v		
1.4.3	Feature		Added support for AXI Slave Narrow Transfers.	qpcie_axi4_mst2slv.v, qpcie_axi4_slv_if.v		
1.4.3	Feature		Added support for AXI Slave Non-Contiguous Strobes.	qpcie_axi4_fist2siv.v, qpcie_axi4_siv_ii.v		
1.4.0	1 catale		Fixed UNB Write Completion Transfer ID management when AXI Write Completions are not returned	qpoic_ad_translator.v		
1.4.3	Fix		in order.	qpcie_axi4_mst_if.v		
1.4.3	Feature		Added support for V7 x4 gen2 and x8 gen1.	qpcie v7 hip 128b*		
1.4.4	Fix		Fixed DMA Abort mechanism.	qpcie_axi4str_if.v		
1,4,4	Fix		Fixed Address Translation Table Events Assertion.	qpcie_internal_reg.v		
			Fixed Packet split mechanism to ensure PCIe MWR with length of 3 DW or more enable only bytes	# · · = · · · · = · · ·		
1.4.4	Fix	Low	that are contiguous.	qpcie_ad_translator.v		
1.4.4	Fix	Low	Fixed issue when split read completion are received.	gpcie ad translator.v		
1.4.4	Feature	Medium	Added ECAM support.			
1.4.4	Fix		Fixed incorrect packet split when first DW byte enables are not contiguous.	qpcie_ad_translator.v		
			Fixed AXI Write Fixed Burst Type conversion to PCIe MWR when AXI Slave Datapath is equal or			
1.4.4	Fix		greater than Bridge Datapath.	qpcie_axi4_slv_if.v		
1.4.4	Fix		Fixed Address Translation Discard and Fetch Error assertion.	qpcie_ad_translator.v		
1.4.4	Fix	Medium	Fixed AXI Master Read Data Response deassertion.	qpcie_axi4_mst_if.v, qpcie_axi4_slv2mst_if.v	<u> </u>	
1						
1.4.4	Feature	Low	Added optional RAM arbitration mode to force arbitration even when End Of Packet is not asserted.	qpcie_ram_access.v		
1	l l		Fixed issue when AXI Slave Datapath is narrower than Bridge Datapath and Write Valid is asserted			
1.4.4	Fix		before Address Write Valid.	qpcie_axi4_mst2slv.v		
1.4.4	Fix		Fixed DMA end: DMA is ended after 256us timeout only if aborted.	qpcie_dma_engine.v		
1.4.4	Fix		Fixed Address Translation Doorbell assertion.	qpcie_ad_translator.v		
1.4.4	Fix		Speed Optimizations.	qpcie_interconnect.v, qpcie_str_pipeline.v		
1.4.4	Feature		Spyglass and LEC Checking and IP Clean-Up Fixed MSI messages reception in Rootport mode.	All files qpcie_internal_reg.v		
1.4.4	Fix					
1.4.5	Fix	Low	Fixed DMA Early Termination when last valid dataphase contains no valid byte.	qpcie_dma_engine.v		

			En la la la companya de la companya			ı
1.4.5	Fix	Marationa	Fixed Address Translation write pointer assignment when several consecutive write transactions	and and terminates.		
1.4.5	Fix	Medium Medium	with no valid bytes are received. Fixed DMA Abort termination.	qpcie_ad_translator.v		
1.4.5	FIX	ivieaium	Fixed DIMA Abort termination.	qpcie_dma_engine.v		
1.4.5	Feature	High	Timing Optimizations	qpcie_util_pkg.v.v, qpcie_dma_engine.v, qpcie_interconnect.v		
1.4.5	Fix	Low	Fixed potential issue on PCIe to AXI Ordering Rule D2b.	qpcie_ad_translator.v	 	
1.4.6		Low	Fixed AXI to PCIe D4 Ordering Rule : Completions can now pass before CFGWR and IOWR.		-	
1.4.6	Fix	LOW	Fixed AXI to PCIe D4 Ordering Rule: Completions can now pass before CPGVR and IOVR. Fixed AXI to PCIe A3,A4,D3,D4 Ordering Rules: Posted and Completions can now overtake Non-	qpcie_ad_translator.v		
1.4.6	Fix	Low	Posted and one CFGWR if no sufficient NP credits are available.	gpcie ad translator.v		
1.4.6	Fix	Medium	Fixed Memory Read split mechanism when all outstanding requests are busy.	qpcie_ad_translator.v	-	
1.4.6	Fix	Low	Fixed AXI Stream In data storage when back to back early termination is detected.	apcie ad translator.v	 	
1.4.6	Fix	Low	Added V7 Gen3 HIP Support.	qpcie_ad_translator.v qpcie_v7g3_*.v	 	
1.4.0	FIX	LOW	Masked transmitted unvalid bytes to prevent X from RAM models to be propagated on PCIe link	qpcic_v/gov		
1.5.0	Fix	Low	causing retraining in simulation.	qpcie_v7_pcie3_hip_if.v		
1.5.0	Fix	Medium		qpcie_v/_pcies_nip_ii.v qpcie_axi4str_if.v	 	
1.5.0	FIX	wearum	Fixed AXI Stream Alignment when supported Read Request Size is set to multiple of 4 Bytes. Fixed issue when Direct DMA size is not multiple of datapath, AXI Stream Datapath < Bridge	qpcie_axi4sti_ii.v		
1.5.0	Fix	Low	Datapath and no TLAST is asserted.	qpcie axi4 sti2sto.v, qpcie axi4str if.v		
1.5.0	Enhancement	Low	Regenerated all IP Core Instances with Wizard v146b045 (20130726).	qpcie_axi4_sti2sto.v, qpcie_axi4sti_ii.v qpcie ipcore refd *.v		
1.5.0	Feature	Low	Replacing 'hXX by 'hFF on AXI Master wdata when wstrb is 0b to prevent errors in simulation.	qpcie axi4 mst if.v		
1.5.0	Fix	Medium	Fixed data alignment issue when in SG DMA type 00 mode.	qpcie dma engine.v		
1.5.0	Enhancement	Low	Regenerated all IP Core Instances with Wizard v150b050 (20130731).	qpcie_dria_erigine.v qpcie ipcore refd *.v	 	
1.5.0	Linancement	LUW	Fixed multiple Read Completion issued when MRD is throttled to prevent p2q_rdtable_wren assertion	qpcie_ipcore_reidv qpcie_v6_pcie_hip_if.v,	+	
1.5.0	Fix	High	conflict.	qpcie_v8_pcie_nip_n.v, qpcie v7 pcie hip if.v		
1.0.0	110	riigir	SOTTION.	qpcie_v6_pcie_hip_if.v,	<u> </u>	
1.5.0	Fix	Hiah	Fixed PCIe MRD possible loss when all PCIe to AXI outstanding read requests are pending.	qpcie_vo_pcie_nip_n.v, qpcie v7 pcie hip if.v		
1.5.0	Enhancement	Medium	Added Zyng 7000 Support	qpoic_v/_poic_nip_n.v		
1.5.0			Added Artix 7 Support			
1.5.0	Liliancement	Wedium	Added Artix / Support			
1.5.0	Enhancement	Low	Forced Xilinx DCRAM, used for CDC, to be synthesized with Distributed RAM for timing purpose.	gpcie dcram.v		
1.5.0	fix	Medium		qpcie v7 pcie3 if.v		
1.5.0	fix	High	Fixed unb write request ack management	qpcie_v7_pcie3_if.v		
1.5.0	Enhancement	High	Fixed unb write completion ack management	qpcie_v7_pcie3_if.v		
1.5.0	Enhancement	Low	Added error reporting	qpcie_v7_pcie3_if.v		
1.0.0	Emanomon	LOW	Forces SG-DMA interruption when SG-Descriptor EndOfChain (DESC SE COND bit 0) is set, even	dravebevee		
1.5.1	Fix	Low	if NextDescReady is not set.	qpcie_dma_engine.v		
1.5.1	I IA	LOW	Fixed unexpected SG-Descriptor Status's EndOfPacket (DESC_STATUS bit 2) report when SG-DMA	qpcie_dria_erigine.v		
1.5.1	Fix	Low	source is not of type Stream.	qpcie dma engine.v		
	1 124	LOW	Fixed SG-DMA reporting issue if write completion is received in the same clock cycle the write	apolo_una_ong.no.v		
1.5.1	Fix	Low	request is issued.	qpcie_dma_engine.v		
1.5.1	Enhancement	Low	Timing Optimizations when Packing is enabled.	qpcie axi4 sti2sto.v		
	Emanomon		Fixed possible data corruption when data extraction from Hard IP is throtlled due to MRD received at	qpcie_v6_pcie_hip_if.v,		
1.5.1	Fix	High	the same time a Completion is sent.	qpcie_v7_pcie_hip_if.v		
1.0.1	1 124	riigii	Fixed MSI sending.	qpoio_vv_poio_vupv		
1.5.1	Fix	High	Allow up to 32 MSI number support.	qpcie_v7_pcie3_hip_if.v		
		911	Fixed PCIe MRD possible loss when all PCIe to AXI outstanding read requests are pending.			
			Fixed possible data corruption when data extraction from Hard IP is throtlled due to MRD received at			
			the same time a Completion is sent.			
1.5.1	Fix	High	• • • • • • • • • • • • • • • • • • • •	qpcie v7 pcie3 hip if.v		
	1 1 1		Fixed possible improper SG-DMA End termination and Page length computation when requested			
1.5.1	Fix	Low	DMA Length is less than Descriptor Page size.	qpcie dma engine.v		
1.5.1	Feature	Low	Added AXI4 Stream In Reset Feature.	gpcie axi4str if.v	1	
1.5.1	Fix	Medium		qpcie v7 pcie3 hip if.v	1	
	1		Fixed possible Bridge to PCIe write completion loss when V7-GTH Hard IP issues		1	
1.5.1	Fix	High	pcie_rq_se_num_vld before the end of MWR transmission.	qpcie_v7_pcie3_hip_if.v		
1.5.2	Fix	Low	Fixed possible issue when Direct DMA is ended through early termination.	qpcie_dma_engine.v	1	
1.5.2	Feature	Low	Added AXI4 Stream Out Reset Feature.	qpcie_resync.v, qpcie_axi4str_if.v		
1.5.2	Fix	Medium		qpcie v7 pcie3 hip if.v		
	 		Added AXI Master user side band signal to report Memory errors, PCIe TLP Attributes and	# * * * * * - * - * -		
			Requester/Completer ID for Data Integrity, Cache Coherency and Virtualization support.			
1.5.3	Enhancement	High	Updated Bridge Internal Bus to v150.	All files		
1.5.3			Added ability by AXI Master Interfaces to issue narrow transfers, down to 8-bits accesses.	qpcie axi4 mst if.v	†	
	aoomont	.nouluill	2, 700 mades micracos to locas narion dansiers, dominio o bito accesses.		Some Lint/CDC warnings are reported by SpyGlass and Blue Pearl	No workaround.
1.5.3	Enhancement	Low	Code enhancements to get rid of Lint and CDC warnings.	directory	tools.	
1.5.3			Added support for BAR01 remapping for customer purpose.	qpcie xx hip top.v, qpcie ad translator.v	1.77.77	
		ourulli			When DMA read request size is higher than 512 Bytes and greater	Set DMA read request size equal to 256 Bytes, or ensure SW sets
					Ithan PCIe negotiated read request size. DMA issues on PCIe size	IPCle negotiated read request size equal or larger than DMA ones
1.5.3	Fix	Low	Fixed DMA read request size according to PCIe negotiated read request size.	gpcie dma engine.v	than PCIe negotiated read request size, DMA issues on PCIe size read request of larger size than expected.	PCIe negotiated read request size equal or larger than DMA ones.

			Added support for Data Protection:			
			- Added RAM rderr output port to report if data error has been detected.			
			- Used same memory model as XR2 and XR3 IPs.			
			- Added AXI Master and Slave wderr and rderr signals to allow Bridge and Application to report			
			Memory errors.			
1.5.3	Enhancement	High	- Updated Bridge Internal Bus to v151.	All files		
			Reviewed Xilinx Hard IP structure:			
			- Updated Hard IP files content and hierarchy with Vivado 2014.2	core/source/vlog/hip/*/*,		
			- Hard IP files are now in source code, even in full and eval versions	qpcie_xx_hip_top.v,		
			- Designed Common PCIe Interface module for all Hard IPs	<pre>qpcie_pcie_if.v, qpcie_p2q_wr_mgt.v,</pre>		
			- Enhanced Error Reporting	qpcie_p2q_rd_mgt.v, qpcie_q2p_p_mgt.v,		
1.5.3	Enhancement	High	- Added support for PCIe to AXI and AXI to PCIe Ordering Rules Observance	qpcie_q2p_np_mgt.v, qpcie_cfgio_mgt.v		
450	F:		Fixed some LINT issues.		Some Lint/CDC warnings are reported by SpyGlass and Blue Pearl	No workaround.
1.5.3	Fix	Low	Implemented parity based data protection through Bridge datapath (not through Hard IP).	qpcie_p2q_wr_mgt.v, qpcie_q2p_p_mgt.v	tools.	
1.5.3	Enhancement	High	Updated SCRAM models: ECC port is now 1 bit per 64 bits of data.	All files		
1.5.5	Elliancement	nign	Added support for DMA and Address Translation modules to limit AXI burst size to cache line size (32)	All files	<u> </u>	-
1.5.3	Enhancement	Modium	or 64 Bytes).	qpcie dma engine.v, qpcie ad translator.v		
1.5.5	Ennancement	wearum	or 64 Bytes).	qpcie_dria_erigine.v, qpcie_ad_transiator.v	PCIe Non-Posted requests were able to pass a PCIe posted	No workaround.
			Fixed PCIe to AXI B.2 Ordering Rule issue: PCIe Non-Posted requests were able to pass a PCIe		request if it was throttled (because all Memory Write Buffers are	No workaround.
1.5.3	Fix	Modium	posted request if it was throttled (because all Memory Write Buffers are busy).	qpcie_ad_translator.v	busy).	
1.0.0	1 1/4	MEGIUIII	Added support for ECC reporting (AXI data protection signal is corrupted when Bridge Memory Buffer	qpcie_au_transiator.v	Dudy J.	
1.5.3	Enhancement	Medium	reports ECC error).	qpcie_axi4_mst_if.v		
		, modium	Added early support for DMA-Lite. When enabled:	qpcie_axi4_mst_ii.v qpcie_axi4str_lite_c2h.v,	†	†
	1	l	- Reduced Gate Count	qpcie axi4str lite h2c.v,		
1.5.3	Enhancement	High	- Features limited to infinite PCIe <-> AXI-Stream SG-DMA with Desc Reporting	qpcie dma lite h2c, qpcie dma lite c2h.v		
			When a Packet is discarded by Address Translation module because of ECRC or Memory Error, a			
1.5.3	Fix	Low	AXI Write Completion now returns an error.	gpcie ad translator.v		
1.5.3	Fix		Fixed some LINT issues.	apcie q2p p mat.v		
			Fixed MSI generation when MSI Number is less than 32. When MSI are enabled and MSI Number is		When MSI are enabled and MSI Number is less than 32, if an	Use MSI Number equal to 32.
			less than 32, if an Interrupt source was asserted while its number is greater than MSI Number, it		Interrupt source is asserted while its number is greater than MSI	
1.5.3	Fix	High	caused multiple MSI to be sent.	qpcie_pcie_if.v	Number, it causes multiple MSI to be sent.	
1.5.4	Fix	Low	Fixed some LINT issues.	qpcie axi4str if.v		
			Fixed Critical issue which may caused incorrect CPLD tag to be returned when more than		When more than QPCIE ATR PCIE RBUF NUM outstanding read	Use QPCIE_PCIE3_NPBUF_SIZE != 0.
1.5.4	Fix	High	QPCIE_ATR_PCIE_RBUF_NUM outstanding read requests are received at the same time.	qpcie_p2q_rd_mgt.v	requests is received, returned CPLD tag may be wrong.	
			Added all QuickPCle Xilinx PCle configurations, from x1 gen1 up to x8 gen3:	core/source/vlog/hip/s7/*,		
			- Added support for 64-bit datapath.	qpcie_ad_translator.v,		
			- Updated Xilinx Series-7 PCIe Hard IP with Vivado 2014.3.	<pre>qpcie_pcie_if.v, qpcie_p2q_wr_mgt.v,</pre>		
			- Added support for x1/x2/x4/x8 gen1/gen2 to Xilinx Series-7 PCIe Hard IP.	qpcie_p2q_rd_mgt.v, qpcie_q2p_p_mgt.v,		
1.5.4	Enhancement	High	- Added support for x1/x2/x4/x8 gen1/gen2/gen3 to Xilinx Virtex-7 FPGA Gen3 PCIe Hard IP.	qpcie_q2p_np_mgt.v		
			Fixed Critical issue which may caused PCIe to AXI MWR (or CPLD) corruption when its reception		PCIe to AXI MWR (or CPLD) data is corrupted: first dataphase is	No workaround.
			immediately follows CPLD (or respectively MWR) reception with an odd combination of packet size		skipped.	
1.5.4	Fix		and lower address.	<pre>qpcie_p2q_rd_mgt.v, qpcie_q2p_np_mgt.v</pre>		
1.5.4	Fix	Low	Fixed CDC issue reported by SpyGlass.	qpcie_dcfifo.v, qpcie_dcram.v	SpyGlass reports error in cdc_structural_check.	Ignore this SpyGlass reported error.
			Fixed improper handling of incoming write request when an ECRC Error, Receive Buffer Memory		One Write Buffer resource can never be released, resulting in	Set QPCIE_PKT_ERROR_COMMIT to 1.
			Error or AXI Application Data Error is received on subsequent dataphases (not on first dataphase)		possible hang due to ordering rules observance.	
1.5.5	Fix	Medium	and when erroneous packets are not to be committed.	qpcie_ad_translator.v		
				core/source/vlog/hip/*/*,		
1.5.5	Enhancement	High	Add support for Kintex Ultrascale Hard IP, from x1 gen1 up to x8 gen3.	qpcie_xx_hip_top.v		
4	_	l	Fixed Bridge Interconnect issue when Bridge's AXI Master Interface receives Interleaved Read Data		Read Data reception hangs, resulting into a deadlock.	Do not allow Read Data Interleaving on Bridge AXI Master
1.5.5	Fix	Medium	towards different Destination (for instance to PCIe and to AXI).	qpcie_interconnect.v	<u> </u>	Interface.
	1	l			When an AXI Slave write transaction ending with a null dataphase	Do not send AXI write transaction with null last dataphase (that is
I	1	l	When an AXI Slave write transaction ending with a null dataphase (that is with TSTRB=0) is		(that is with TSTRB=0) is translated into an AXI Stream burst,	with TSTRB=0).
	1	l	translated into an AXI Stream burst, AXI Stream Out now transmits a null dataphase (that is with		TLAST was not asserted at the end of the burst if the AXI Slave	
1.5.5	Fix	Modium	TRSB=TKEEP=0) along with TLAST asserted.	gpcie ad translator.v	write transaction crosses Bridge maximum payload size.	
1.5.5	FIX	wearum	THOSE THEET =0/ GIONG WILL TEACT ASSETTED.	qpcie_au_transiator.v	white transaction crosses bridge maximum payroad size.	
	1	l	Added AXI Write Completion Timeout: if PCIe link is down, and awrite request is submitted by AXI			
	1	l	application to PCIe, a SLVERR write response is returned after 2**QPCIE A2P WRCPL TIMEOUT			
1.5.6	Enhancement	Medium	ms (128 ms by default) (us in simulation), and write request is discarded.	qpcie pcie if.v, qpcie q2p p mqt.v		
1.5.0	Liliancentent	MEGIUIII	Endpoint now reports it is ready for turn off when there is no pending non-posted requests or pending	qpoio_poie_ii.v, qpoie_qzp_p_fligt.v	 	
1.5.6	Enhancement	Low	completions to return.	apcie pcie if.v		
1.5.0	LINGINGTICII	LOW	composition to roturn.	qpoio_poie_ii.v	If translation parameters in the Address Translation module or DMA	The application should check that Device Control Register allows
	1	l			Engines specifies No Snoop and Relaxed Ordering bits to be	No Snoop and Relaxed Ordering bits to be asserted before setting
	1	l	Bridge now sets PCIe No Snoop and Relaxed Ordering bits in the TLP Attributes field only if they are	qpcie_pcie_if.v, qpcie_q2p_np_mgt.v,	asserted, the Bridge sent them regardless of Device Control	these values in the translation parameters.
1.5.6	Fix	Low	enabled in the Device Control Register of the PCIe Configuration Space.	qpcie_q2p p mqt.v	Register settings.	and the translation parameters.
			Added support for Automatic conversion between PCIe Attributes and Traffic Class and AXI memory	qpoio_qep_p_riight	Trogictor Cottango.	
	L =	High	types and Quality of Service.	qpcie_internal_reg.v, qpcie_ad_translator.v		
1.5.6	Enhancement					
1.5.6	Ennancement	riigii		qpcie_top.v, qpcie_bridge_axi_layers.v,		
1.5.6	Enhancement		Added support for AXI to PCIe read completion discarding.	qpcie_top.v, qpcie_bridge_axi_layers.v, qpcie_axi4_mst_if.v, qpcie_axi4_slv2mst.v		

			Fixed Malformed Completion detection: the value of the IDO bit must not be considered by Receivers		If the bridge issues a PCle read request with IDO unset, but the returned completion has IDO bit set, the bridge detected it as	Do not set the IDO Completion Enable bit in the Device Control 2 register of the Completer.
1.5.6	Fix	Medium	when determining if a TLP is a Malformed Packet.	qpcie_q2p_np_mgt.v	malformed.	
1.5.6	Enhancement	High	Added MSI per-vector masking support.	qpcie_top.v, qpcie_internal_reg.v, qpcie_pcie_if.v		
1.5.6	Fix	Medium	Fixed Incorrect setting of PCIe MWR field: "First Dword Byte Enable" when write transaction is split on PCIe Maximum Payload size while Packet must be split later due to uncontiquous byte strobes.	gpcie ad translator.v	If an AXI write transaction must be split due to uncontiguous byte strobes, and also crosses PCIe maximum payload size boundary, split PCIe MWR have their "First Dword Byte Enable" field equal to first uncontiguous Dword Byte strobes.	No workaround.
1.5.6	Enhancement	Low	Added an option to enable AXI to AXI ordering rules. By default, this option is disabled. To enable this option, QPCIE_A2A_ORDRULES_EN must be defined equal to 1.	qpcie_ad_translator.v	When a PCIe to AXI Completion is to be returned to an AXI Slave Interface, it observes AXI to AXI ordering were observed. That is, if an AXI Write transaction was submitted to another AXI Slave Interface, PCIe to AXI Completion can't pass this AXI Write transaction.	No workaround.
1.5.6	Fix	Medium	Fixed Incorrect setting of PCIe MWR field: "First Dword last Enable" when write transaction is split on PCIe Maximum Payload size while Packet must be split later due to uncontiquous byte strobes.	qpcie_ad_translator.v	If an AXI write transaction must be split due to uncontiguous byte strobes, and also crosses PCIe maximum payload size boundary, split PCIe MWR have their "First Dword last Enable" field equal to AXI write transaction last Dword Byte strobes.	No workaround.
110.0		modium	Added support for Address Translation Table default values when Address Translation Tables are	apolo_da_translator.v	When Address Translation Tables were reconfigurable. Address	No workaround.
1.5.6	Enhancement	Low	reconfigurable.	apcie internal reg.v	Translation Table default values were 0s.	To Homaroana.
1.5.6	Enhancement	Low	Restuctured Bridge according to Power Domains. Bridge Internal Registers module is now located in the top-level, rather than in the Bridging layer.	qpcie_top.v, qpcie_internal_reg.v, qpcie_bridge_axi_layers.v, qpcie_bridge_layer.v, qpcie_pcie_if.v	When implementing Clock and Power Gating, UPF needed to point on several modules, whose numbers depends on the number of DMA and Address Translation modules. Restructuring the IP allows the UPF to only point onto the Bridging and AXI layers top-level.	No workaround.
1.5.6	Fix	Low	Fixed RTL Syntax issue when QPCIE_DATA_PROT = 1.	qpcie_bridge_layer.v	A warning: "Select index out of bounds" occured when QPCIE_DATA_PROT = 1.	This warning could be safely ignored.
1.5.6	Fix	Low	Fixed possible violation of PCIe to AXI B.2 Ordering Rule: in specific condition, a PCIe Non-Posted requests was able to pass a PCIe posted request if it was throttled (because all Memory Write Buffers are busy or shared PCIe2AXI SCRAM access is granted to another module).	qpcie_ad_translator.v	PCIe Non-Posted requests were able to pass a PCIe posted request if it was throttled (because all Memory Write Buffers are busy or shared PCIe2AXI SCRAM access is granted to another module).	No workaround.
1.5.6	Enhancement	Low	Added support for control of request transmission to PCIe according to Bus Master Enable bit: when this bit is cleared in Endpoint mode, Bridge now doesn't issue Memory and I/O Read/Write	qpcie_top.v, qpcie_pcie_if.v, qpcie_q2p_np_mgt.v, qpcie_q2p_p_mgt.v	In Endpoint mode, when Bus Master Enable bit was cleared in PCI Command Register (Offset 04h), Bridge was able to sent Memory and I/O Read/Write Requests to PCIe.	Endpoint application shouldn't issue AXI to PCIe request while Bus Master Enable bit was cleared in PCI Command Register (Offset 04h).
	Enhancement		Added support for dynamic reconfiguration of PCIe Message Reception settings.	qpcie_internal_reg.v, qpcie_pcie_if.v, qpcie_p2q_wr_mgt.v, qpcie_ad_translator.v	PCIe Message Reception settings weren't dynamically reconfigurable. That is, PCIe Message Reception Support, Destination ID and Destination Address were fixed.	
1.5.6	Fix	Medium	Fixed DMA error reporting in AXI Master Write Channels. axi4_mstx_awuser[1] and axi4_mstx_wderr are now asserted when the source of the transfer has indicated that this packet is erroneous (for instance AXI SLVERR or DECERR, or PCIe Unsupported Request or Address).	qpcie_dma_engine.v, qpcie_axi4_mst_if.v	When the source of the DMA transfer reports an error of any type, although it is properly reported in DMA Descriptor and DMA Status Register, it wasn't reported in the awuser and wderr signals on AXI Interfaces.	Use Scatter Gather Descriptor or DMA Status Register to reject corrupted packets.