

Crisphine M. Ngari

516 South Hays Avenue, Carbondale, IL 62901

c.ngari@siu.edu | +1 618 882 2876 | GitHub | Portfolio | LinkedIn | ORCID

Research Interests

Analog circuit design · Mixed-signal VLSI design · Digital VLSI design · Programmable ASIC design · Semiconductor devices · Hardware and IoT security · Machine learning · LLM agents for hardware design · LLM agent security

Education

Southern Illinois University Carbondale

M.S., Electrical and Computer Engineering GPA: 3.945 / 4.0

Aug 2025 – Present

Carbondale, IL

- Advisor: Prof. Ning Weng

GITAM School of Technology

B.Tech., Electronics and Communication Engineering First Class, GPA: 8.24 / 10

Sep 2020 – May 2024

Bangalore, India

- Thesis: Wireless Localization on Constrained Hardware

Publications

Under Review

- N. C. Macharia, N. Weng. “Corroborating Telemetry: Resilient LLM-Driven Network Operations at the Cyber Tactical Edge.” Under review, 2026.
- N. C. Macharia, N. Weng. “Towards Trustworthy IoT Network Security: Concept Bottlenecks and Differentiable Rules for Interpretable Open-Set Intrusion Detection.” Under review, 2026.

Conference Papers

- E. Asogwa, N. C. Macharia, A. Bajpai, N. Telagam. “A Framework for Real-Time Localization in Constrained Devices Connected to the IoT.” In *Proc. IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT)*, 2024.

Research & Projects

Resilient LLM-Driven Network Operations at the Cyber Tactical Edge

2025 – Present

Southern Illinois University Carbondale

- Showed that a false diagnosis injected over unauthenticated syslog, SNMP, or gNMI steers an LLM network-operations agent into harmful reconfiguration on every trial, against 5% for the same payload written as a direct instruction.
- Established that taint-based telemetry sanitization cannot hold: masking device identifiers drops root-cause localization from 100% to 0%.
- Built *Ground-Truth Corroboration*, a deterministic verifier that admits a remediation-bearing claim only when live device state confirms it, cutting injection-attributable attack success to 0% at roughly 0.18 s per check across six models on an eight-router, multi-AS topology.

Interpretable IoT Intrusion Detection with Open-Set Robustness

2025 – Present

Southern Illinois University Carbondale

- Jointly evaluated Concept Bottleneck Models (CBMs) and Neuro-Symbolic NIDS (NeSy-NIDS) on IoT traffic classification using the CTU-IoT-23 and CIC-IoT-2023 datasets.
- Both architectures score open-set inputs by per-class Mahalanobis distance; neither incurs a classification accuracy cost.
- NeSy-NIDS reached an OOD AUROC of 0.906 on CTU-IoT-23 and a moderately regularized JointCBM 0.895, both at or above an unconstrained MLP baseline.
- Identified the task-coupling OOD penalty on CIC-IoT-2023, where the degree of coupling between concept learning and the classification task dictates open-set detectability.

- Investigated the sneak path problem in resistive memristor crossbar arrays used for in-memory neural network inference.
- Designed a 1D1R (diode + memristor) cell in Cadence Virtuoso, reducing read error from 3,430% to under 10%.

- Designed a 2-input XOR gate from schematic to physical layout in 45 nm GPDK45 using a complementary pass-transistor topology in Cadence Virtuoso.
- Achieved zero DRC and LVS violations across the full RTL-to-GDS flow.

- Designed a real-time Wi-Fi fingerprint localization framework for IoT nodes, achieving 99% accuracy with an average response time of 3 seconds.
- Addressed self-localization for resource-limited devices in asset tracking and indoor navigation.
- Published at IEEE CONECCT 2024.

Teaching & Academic Service

- ECE 508: Computer System Security (Fall 2026) — assignment grading, homework support, and assisting with lectures
- ECE 513: Digital VLSI Design (Spring 2026) — lab instruction, grading, office hours
- ECE 433: Networking (Fall 2025) — assignment grading and student support

Professional Experience

- Taught technology, cybersecurity, engineering, coding, and STEM in the summer STEAM and cybersecurity programs.
- Ran hands-on engineering design challenges and technology labs, and coached students for robotics and cybersecurity competitions.
- Maintained and troubleshoot instructional technology, devices, software, and classroom equipment.

- Installed and maintained LTE, 5G RAN, microwave, and FTTX fiber optic infrastructure.
- Conducted OTDR, CD/PMD, and power meter tests; performed splice quality validation and point-of-break analysis.
- Troubleshoot network faults to prevent downtime; managed MPLS data center connectivity.

- Developed and tested embedded hardware/software solutions integrating sensors, actuators, and communication modules.
- Performed circuit-level troubleshooting on resistive, capacitive, and diode components.

- Managed network infrastructure, computer labs, and CCTV systems; provided ICT training for students and staff.

Technical Skills

EDA & Design	Cadence Virtuoso, SPICE simulation, 45 nm GPDK45
HDL	VHDL, Verilog, FPGA/CPLD
Programming	Python, MATLAB, Simulink
Networking	LTE/5G, FTTX, MPLS, RSSI/Wi-Fi fingerprinting
Hardware	Arduino, Raspberry Pi, NodeMCU

Awards & Scholarships

- Study in India Merit-Based Scholarship (2020–2024)