Efficient Matrix Multiplications on RISC-V MCUs

Paper: Cristian Ramírez, Adrián Castellón, Enrique S. Quintana-Ortí. Poster: Cristian Ramírez, Jie Lei

Universitat Politècnica de València


- GAP8
- Leverage Dot product vector instructions
- New Multi-level memory hierarchy
- Approximate Computing
- Modified BLIS (BLAS-like Library Instantiation Software)









GAP8 **Memory** Architecture



Matrix Packing, Copying, Streaming



Performance on Different Dimension of Microkernel and Convolutional Layers of MobileNet V1




Proposed GEMM algorithm (B3C2A0)

```
L1 for (j_c = 0; j_c < n; j_c += n_c)
         for (p_c = 0; p_c < k; p_c += k_c) {
           B_c \leftarrow B(p_c : p_c + k_c - 1, j_c : j_c + n_c - 1); // \text{ Pack}
           for (i_c = 0; i_c < m; i_c += m_c) {
             C_c \leftarrow C(i_c : i_c + m_c - 1, j_c : j_c + n_c - 1); // \text{ Pack}
             for (p_r = 0; p_r < k_c; p_r += k_r)
               for (i_r = 0; i_r < m_c; i_r += m_r)
                 for (j_r = 0; j_r < n_c; j_r += 1) // Micro-kernel
                   C_c(i_r:i_r+m_r-1,j_r)
                     += A_c(i_r: i_r + m_r - 1, p_r: p_r + k_r - 1)
                        B_c(p_r:p_r+k_r-1,j_r);
             C(i_c:i_c+m_c-1,j_c:j_c+n_c-1) \leftarrow C_c; // Unpack
```

Proposed micro-Kernel (Loop 6)

```
gemm_ukernel_ABresident_gap8( int nc, signed char *A, int ldA,
                             signed char Br , signed char Cc
int jr, baseCB = 0;
v4s AO, A1, A2, A3, // Columns of the 4x4 micro-tile Ar
    br. cr:
                    // Columns of Br. Cr
// Load the columns of the 4x4 micro-tile Ar into vector
A0 = ((v4s) (&A[0]);
                           A1 = ((v4s) (&A[Alda])
A2 = ((v4s) (\&A[2*Alda]); A3 = ((v4s) (\&A[3*Alda]);
 // Transposition of Ar omitted for brevity
for ( jr = 0; jr < nc; jr++ ) { // Loop L6
  // Load the jr-th columns of Cr, Br into two vector registers
  cr = ((v4s ) (&Cr[baseCB]);
  br = ((v4s) (\&Br[baseCB])
  // Update i-th entry of cr as cr[i] += Ai * br, i=0,1,2,3,
  // The GAP8 dot product is realized in software via the
  // gap8 dotp4 instruction
  cr[0] += gap8_dotp4(A0, br); cr[1] += gap8_dotp4(A1, br);
  cr[2] += gap8 dotp4 (A2, br); cr[3] += gap8 dotp4 (A3, br)
  Cr[baseCB+0] = cr[0]; Cr[baseCB+1] = cr[1]
  Cr[baseCB+2] = cr[2]; Cr[baseCB+3] = cr[3]
          baseCB += 4; // Prepare for next iteration
```

Runtimes on Different micro-kernel dimensions



This work was supported by the research project PID2020-113656RB-C22of MCIN/AEI/10.13039/501100011033. C. Ramírez is a "Santiago Grisolía" fellow supported by Generalitat Valenciana, Adrían Castelló is a FJC2019-039222-I fellow supported by MCIN/AEI/10.13039/501100011033. This project has received funding from the European High-Performance Computing Joint Undertaking (JU) under grant agreement No 955558. The JU receives support from the European Union's Horizon 2020 research and innovation programme, and Spain, Germany, France, Italy, Poland, Switzerland, Norway,





