PROIECT CIRCUITE INTEGRATE DIGITALE

PROIECTUL CU CERINTELE:


7-F-IV




Hentes Cristiana-Maria

Seria:A

Grupa: 2123 Semigrupa: 1 1.Rezolvarea pe hartie a automatului: bistabil JK cu urmatoarea diagrama de tranzitii:





Pentru rezolvarea automatului am folosit 3 bistabile JK, 6 MUX 4:1 si 3 MUX 2:1.

2. Circuitul combinational- format din MUX 4:1 SI MUX 2:1.

MUX 2:1

```
Project Summary \times automatvhd \times bistJK.vhd \times mux2.vhd \times mux4.vhd \times sursa_simulare.vhd \times
C:/Users/User/Desktop/PROIECT_CID/PROIECT_CID.srcs/sources_1/new/mux2.vhd
 Q 🛗 🛧 🥕 🐰 🗈 🛍 🗙 // 🞟 🔉
                                                                                                                                                                                                                     ø
18 ! --
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
25 - Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 --use IEEE.NUMERIC_STD.ALL;
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 -- -- use UNISIM. VComponents.all;
34 🖨 entity mux2 is
35
36
        Port (
          i0: in STD_LOGIC;
i1: in STD_LOGIC;
a: in STD_LOGIC;
y: out STD_LOGIC
38 a 39 y 40 );
41 🖨 end mux2;
42 ¦
43 ⊕ architecture Behavioral of mux2 is
44 | begin
45 | y <=
         y <= il when a = 'l' else i0;
46 end Behavioral;
47
```

MUX 4:1

```
Project Summary x automat.vhd x bist.JK.vhd x mux2.vhd x mux4.vhd x sursa_simulare.vhd x
                                                                                                                                                        ? 🗆 🖸
 C:/Users/User/Desktop/PROIECT_CID/PROIECT_CID.srcs/sources_1/new/mux4.vhd
 Q 🕍 🛧 🤛 🐰 🖺 🕦 🗶 // 🔢 Q
                                                                                                                                                            Ф
     -- Uncomment the following library declaration if instantiating
      -- any Xilinx leaf cells in this code.
     --library UNISIM;
     --use UNISIM.VComponents.all;
     entity mux4 is
34
       Port (
i0 : in STD_LOGIC;
i1 : in STD_LOGIC;
36
37
         i2 : in STD_LOGIC;
        i3 : in STD_LOGIC;
al : in STD LOGIC;
 40
         a0 : in STD_LOGIC;
       y : out STD_LOGIC
);
 42
 43
    end mux4;
45
     architecture Behavioral of mux4 is
47
48
        signal adr : std_logic_vector(1 downto 0);
     begin
50
51
       with adr select
         y <= i0 when "00",
53
54
              il when "01",
               i2 when "10",
               i3 when "11",
56
              i0 when others;
     end Behavioral;
58
```

3. Circuitul secvential- bistabil JK.

```
Project Summary × automat.vhd × bistJK.vhd × mux2.vhd × mux4.vhd × sursa_simulare.vhd ×
                                                                                                                                                      ? 🗆 🖸
C:/Users/User/Desktop/PROIECT_CID/PROIECT_CID.srcs/sources_1/new/bistJK.vhd
Q 🕍 🐟 🔏 🖺 🗈 🗙 // 🖩 🔉
                                                                                                                                                           o
34 - entity bistJK is
35
      Port (
36
        clk : in STD LOGIC;
         r : in STD_LOGIC;
38
         j : in STD_LOGIC;
        k : in STD_LOGIC;
39
        q : out STD LOGIC;
40
         qn : out STD LOGIC
41
42
      );
43 end bistJK;
44
45 - architecture Behavioral of bistJK is
46 signal input : std_logic_vector(1 downto 0);
47
       signal stare : std_logic;
48 begin
49
      input <= j & k;
50
51 process(clk, r)
52
      begin
53 ⊜
       if r = '0' then
54
           stare <= '0';
55
56 🛱
           if rising_edge(clk) and r = 'l' then
57 <del>|</del>
            case input is
when "00" => stare <= stare;
              when "00" => stare <= stare
when "01" => stare <= '0';
when "10" => stare <= '1';
59
60
61
               when "11" => stare <= not stare;
62
               when others => stare <= stare;
```

```
Project Summary \times automat.vhd \times bist.JK.vhd \times mux2.vhd \times mux4.vhd \times sursa_simulare.vhd \times
                                                                                                                                                      ? 🗆 🖸
C:/Users/User/Desktop/PROIECT_CID/PROIECT_CID.srcs/sources_1/new/bistJK.vhd
Q 🗎 ← → 🐰 🖺 🛍 🗙 // 🕮 🔉
                                                                                                                                                           •
43 end bistJK;
45 architecture Behavioral of bistJK is
     signal input : std_logic_vector(1 downto 0);
      signal stare : std_logic;
48 begin
49
      input <= j & k;
      process(clk, r)
        if r = '0' then
53 🖯
54
          stare <= '0';
          if rising_edge(clk) and r = 'l' then
57 ⊝
           case input is
58
              when "00" => stare <= stare;
              when "01" => stare <= '0';
             when "10" => stare <= '1';
              when "11" => stare <= not stare;
              when others => stare <= stare;
63 \bigcirc
64 \bigcirc
65 \bigcirc
            end case:
          end if:
         end if;
       end process;
       q <= stare;
68
       qn <= not stare;
70 end Behavioral;
```

4. Automatul de stare:

- am declarant in cadrul automatului de stare structurile de tip entity din cadrul MUX 4:1,

MUX 2:1 si bistabilului JK ca si structuri de tip component;

- -ca si porturi de intrare in cadrul automatului avem: semnalul de clk si r, iar ca port de iesire avem q;
- am definit cele 6 componente ale circuitului de tip MUX 4:1 si cele 3 de tip MUX 2:1;
- -am declarant semnalele care leaga componentele intre ele (net-urile);

```
Project Summary × automat.vhd × bist.JK.vhd × mux2.vhd × mux4.vhd × sursa_simulare.vhd ×
                                                                                                                                                                                                    ? 🗆 🖸
C:/Users/User/Desktop/PROIECT_CID/PROIECT_CID.srcs/sources_1/new/automat.vhd
Q 🗎 🐟 🧦 况 🛅 🛍 🗙 // 🛅 🗘
                                                                                                                                                                                                           •
31  entity automat is
32  Port (
33  -- Inputs
34  clk: in
           Port (
-- Inputs
clk: in STD_LOGIC;
r : in STD_LOGIC;
 35
36
37
           -- Outputs
q : out STD_LOGIC_VECTOR (2 downto 0)
);
 40 \(\hat{\rightarrow}\) end automat;
41 :
42 \(\frac{1}{2}\) architecture Behavioral of automat is
 43 ¦
44 ⊜
          component bistJK is
               Port (
-- Inputs
clk: in STD_LOGIC;
j: in STD_LOGIC;
k: in STD_LOGIC;
 45
 47
48
 49
50
51
52
53
                     -- Outputs
q : out STD_LOGIC;
qn : out STD_LOGIC
 end component bistJK;
            component mux4 is
                  Port (
-- Inputs
```

```
Project Summary x automat.vhd x bist.JK.vhd x mux2.vhd x mux4.vhd x sursa_simulare.vhd x
 C:/Users/User/Desktop/PROIECT_CID/PROIECT_CID.srcs/sources_1/new/automat.vhd
 Q 🕍 ← → 🔏 🖥 🛍 🗙 // 🕮 🔉
                                                                                                                                                       Ф
 167
 168 - M6: mux4 port map (
178 muxx21: mux2 port map (
 179 i0 => 'l',
180 i1 => '0',
181 a => qint(0),
182 y => netA
183 \( \hrace \);
 184
 185 🖨 muxx22: mux2 port map (
 186 i0 => '0',
187 i1 => '1',
 188 | a => qint(0),
189 | y => netB
 190 🖨 );
192 muxx23: mux2 port map (
                                                                                                                                               ? _ 🗆 🗈
```

5. Sursa de simulare

```
Project Summary x automat.vhd x bist.JK.vhd x mux2.vhd x mux4.vhd x sursa_simulare.vhd
                                                                                                                                       ? 🗆 🖸
C:/Users/User/Desktop/PROIECT_CID/PROIECT_CID.srcs/sim_1/new/sursa_simulare.vhd
Q 🕍 ← > X 🖥 🛍 X // 🖩 Q
                                                                                                                                           Ф
34 entity sursa_simulare is
36 end sursa_simulare;
37
38 architecture Behavioral of sursa_simulare is
39
      component automat is
         clk: in STD_LOGIC;
r : in STD_LOGIC;
q : out STD_LOGIC_VECTOR (2 downto 0)
41
        clk <= '1';
58
59
        wait for 1.2 ns;
      end process;
60
       r <= '0' after 0 ns, '1' after 2.2 ns;
     end Behavioral;
```

Functionalitate:

