Tema 0 – Familiarizare cu vmchecker

Sumator pe 11 biti

Pentru implementarea unui sumator pe 11 biti m-am folosit de diverse sumatoare mai mici invatate la primul laborator (half adder, full adder, sumatoare pe 4 si 6 biti).

Sumatoarele folosite au urmatoarele scheme:


Half Adder




• Full Adder




• Sumator pe 4 biti



• Sumator pe 6 biti



Astfel, schema aleasa de mine pentru implementarea sumatorului pe 11 biti este urmatoarea:



Codul Verilog pentru:

HALF ADDER

```
module half_adder(
   output sum,
   output c_out, // carry out
   input a,
   input b);

xor(sum, a, b);
and(c_out, a, b);
endmodule
```

FULL ADDER

```
module full adder(
   output sum,
   output c out, // carry out
   input a,
   input b,
   input c in); // carry in
                // a ^ b
wire sum_ab;
wire c ab;
                 // a && b
wire x;
                  // (a ^ b) && c in
half_adder hl(sum_ab, c_ab, a, b);
half adder h2(sum, x, c in, sum ab);
or(c_out, x, c_ab);
endmodule
```

• Sumator pe 4 biti

• Sumator pe 6 biti

• Sumatorul pe 11 biti

```
module adder11(
    output[11:0] sum,
    input[10:0] a,
    input[10:0] b);

full_adder a_1(sum[0], c_out1, a[0], b[0], 1'b0);
adder4    a_2(sum[4:1], c_out2, a[4:1], b[4:1], c_out1);
adder6    a_3(sum[10:5], sum[11], a[10:5], b[10:5], c_out2);
endmodule
```