

FACULTATEA: Automatică și Calculatoare SPECIALIZAREA: Calculatoare și Tehnologia Informației DISCIPLINA: Digital System Design PROIECT: PS2 Controller

Advisor: Blaj Ileana

Students: Muresan Victor, Pop Cristina

TABLE OF CONTENTS

- 1. Specification of the project
 - 1. Project requirements
 - 2. Project considerations
- 2. Overview
 - 1. Used alphabet & Notations
 - 2. Black box of the design
 - 3. Block diagram of the components
- 3. Components
- 4. Thought process
- 5. Usage instructions
- 6. Further development
- 7. Annexes

1. Specifications of the project

1.1 Project requirements

Design a PS2 keyboard controller. It is required to read the keys and display the corresponding characters on the 7-segment display. The last 4 symbols will be displayed and the control keys will have special roles such as the "Enter" key displays on the board the letter pressed on the keyboard and reset button to clear all the characters from the 7-segment display, Documentation: reference manuals for FPGA boards and PS2 protocol documentation (PS2Protocol.pdf).

1.2 Project considerations

For this project, we worked on a Basys3 FPGA board which only has 4 anodes in the 7-segment displays, but the same implementation could be done for more than 4 anodes.

User presses a key on the keyboard and then presses Enter in order for the key to appear on the 7-segment display. When another key is entered, the previous keys are shifted to the right and the new key is displayed at the leftmost position on the 7-segment display. If the display is full or BackSpace is pressed, the display is cleared and it will show '0' on all the positions.

2. Overview

2.1 Used alphabet & Notations


Letter	PS2 Code	Binary Code	7-segment display
A	1C	0001000	R
В	32	1100000	
С	21	0110001	
D	23	1000010	8
Е	24	0110000	$\boldsymbol{\Xi}$

F	2B	0111000	
G	34	0100001	
Н	33	1001000	H
I	43	1111001	
J	3B	1000011	
K	42	0101000	B
L	4B	1110001	
М	3A	0101010	
N	31	1101010	
О	44	1100010	
Р	4D	0011000	8
Q	15	0001100	B
R	2D	1111010	8


S	1B	0100101	5
Т	2C	1110000	E
U	3C	1000001	
V	2A	1000001	
W	1D	1010100	
X	22	1101011	
Y	35	1000100	日
0	45	0000001	
1	16	1001111	
2	1E	0010010	2
3	26	0000110	8
4	25	1001100	H
5	2E	0100100	5

6	36	0100000	8
7	3D	0001111	
8	3E	0000000	8
9	46	0000100	8

2.2 Black box of the design



2.3 Schematic of our implementation



3. Components

3.1 Debouncer

Debouncing is a process used to eliminate false triggering from mechanical switches. It ensures that the input signal remains at '1' for 20 consecutive clock cycles before the output is set to '1'. If the input goes to '0' at any time then the register is reset and the counting process starts over.

```
4 \ominus entity deb is
      Port (
        clk : in STD_LOGIC;
     input_sig : in STD_LOGIC;
debounced : out STD_LOGIC
debounced
10 \stackrel{.}{\ominus} end deb;
11
12 🖯 architecture Behavioral of deb is
13
        signal debounce_reg : STD LOGIC VECTOR(19 downto 0) := (others => '0');
14 | begin
15 process (clk)
16
        begin
       if rising_edge(clk) then
17 ⊖
            if input_sig = '0' then
18 🖨
debounce_reg <= (others => '0');

else

debounce_reg <= debounce_reg(18 downto 0) & '1';

end if;

end if;
      end process;
25
        debounced <= '1' when debounce_reg = "111111111111111111" else '0';
26
27 \( \hat{\text{end Behavioral}} \);
```

- Debounce_reg is a 20-bit shift register used to monitor the state of input_sig
- When input_sig is '1', debounce_reg is shifted left one bit by concatenating '1' to the least significant bit
- Output is set to '1' only if all bits in debounce reg are '1'

3.2 PS2 Receiver

PS/2 protocol uses a clock signal and a data signal to transmit 11-bit frames, which includes a start bit, 8 data bits, a parity bit and a stop bit.

```
4 ⊖ entity ps2receiv is
 5
      Port (
                  : in STD LOGIC;
6
          clk
           ps2_clk : in STD LOGIC;
7
           ps2 data : in STD LOGIC;
9
            key_code : out STD LOGIC VECTOR (7 downto 0)
    );
10
11 \( \text{end ps2receiv;} \)
12
13 
architecture Behavioral of ps2receiv is
14
      signal buffered : STD LOGIC VECTOR(10 downto 0) := (others => '0');
15
       signal count : integer range 0 to 10 := 0;
16 begin
      process (ps2 clk)
17 ⊖
18
       begin
19 🖨
        if falling edge(ps2_clk) then
20 !
               buffered <= ps2 data & buffered(10 downto 1);
21 🖯
              if count = 10 then
22
                 key_code <= buffered(9 downto 2);</pre>
23
                   count <= 0;
24
               else
25
                  count <= count + 1;
26 end if;
27 🖨
          end if;
28 end process;
29 \( \ho \) end Behavioral;
```

- Signal buffered is used to store the bits received from ps2_data (size of 11 bits accounts for the start bit, 8 data bits, parity bit and stop bit
- Signal count is used to keep track of the number of bits received
- On each falling edge of the clk, the current ps2_data bit is shifted into the buffered register
- When count reaches 10, it means all of the bits have been received. The information we need is on bits 9 to 2, excluding the start, parity and stop bit. Count is reset for the next iteration. Otherwise, count is incremented by 1 to continue the counting process

3.3 Decoder

```
Port (
         key_code : in STD LOGIC VECTOR (7 downto 0);
           char : out STD LOGIC VECTOR (6 downto 0)
9 end decod;
10
11 - architecture Behavioral of decod is
12 begin
13 process (key_code)
       begin
15 🖯
          case key_code is
          when "00011100" => char <= "0001000"; -- A
17
               when "00110010" => char <= "1100000"; -- B
18
               when "00100001" => char <= "0110001"; -- C
               when "00100011" => char <= "1000010"; -- D
19
20
               when "00100100" => char <= "0110000"; -- E
21
               when "00101011" => char <= "0111000"; -- F
22
               when "00110100" => char <= "0100001"; -- G
23
               when "00110011" => char <= "1001000"; -- H
24
               when "01000011" => char <= "1111001"; -- I
25
               when "00111011" => char <= "1000011"; -- J
26
               when "01000010" => char <= "0101000"; --K
               when "01001011" => char <= "1110001"; --L
               when "00111010" => char <= "0101010"; --M
28
               when "00110001" => char <= "1101010"; --N
               when "01000100" => char <= "1100010"; --0
30
               when "01001101" => char <= "0011000"; --p
```

- When key_code changes, the case statement matches the input to these predefined values
- Key_code is an input on 8 bits that comes from the PS/2 Receiver, each key has a code in hexadecimal which we wrote in binary. The output is a vector of 7 bits for the 7 portions of the SSD, which has been explained in the table above.

3.4 Seven Segment Display



The Basys3 board contains one four-digit common anode seven-segment LED display. Each of the four digits is composed of seven segments or cathodes arranged in a "figure 8" pattern, with an LED embedded in each segment.

They work using active low logic so when a cathode has a 1 value it is off and when it has value 0 it is on. Keeping this in mind we applied for each letter individually the sequence containing 7 values of 1's and 0's, based on the table provided before.

```
5 🖯 entity sevenseg is
 6
        Port (
        clk : in STD_LOGIC;
           Decoded_char : in STD_LOGIC_VECTOR (27 downto 0);
       anod : out STD_LOGIC_VECTOR (3 downto 0);
catod : out STD_LOGIC_VECTOR (6 downto 0)
10 !
              --new character : in STD LOGIC
11
       );
12
13 \(\hat{\text{\text{-}}}\) end sevenseg;
15 parchitecture Behavioral of sevenseg is
         signal refresh_count: STD LOGIC VECTOR(15 downto 0);
17 begin
       process (clk)
begin
18
19 🖯
20  if rising_edge(clk) then
21
                refresh_count <= (refresh_count + 1);
22 ch end process;
24 process (refresh_count, Decoded_char)
25 !
       case refresh_count(15 downto 14) is
26 🖨
        when "00" => anod <="1110"; catod <= Decoded_char(27 downto 21);
when "01" => anod <="1101"; catod <= Decoded_char(20 downto 14);
27
28 !
           when "10" => anod <="1011"; catod <= Decoded_char(13 downto 7);
            when others => anod <="0111"; catod <= Decoded char(6 downto 0);
30
31 🖨
             end case;
32
33 🖨
         end process;
```

3.5 Shift Register

```
5 - entity shift register is
 6
     Port ( data in : in STD LOGIC VECTOR (6 downto 0);
 7
               data out : out STD LOGIC VECTOR (27 downto 0);
8
               enable : in STD LOGIC;
               clk : in STD LOGIC);
9
11 !
12 architecture Behavioral of shift register is
13
14 | signal aux: STD LOGIC VECTOR(27 downto 0) := (others => '1');
   signal anode_count : STD_LOGIC_VECTOR(1 downto 0):="00";
15
16
17 | begin
18 | process(clk, aux)
19 🖨 begin
20 - if rising edge(clk) then
21  if enable = '1' then
22 1
           aux<=aux(20 downto 0) & data_in;</pre>
23 🗀
           end if;
24 \(\hat{\text{d}}\) end if;
```

The shift register is a component used for changing the anode onto which the letter is displayed on the SSD component, the register shifts the anodes from right to left, losing at each step the most significant bit and adding to the rest of the vector which contains 28 bits because each anode contains 7 bits of information. At each clock cycle when enter is pressed the display shifts the letters. This is done because the enable is linked to the pressing of the enter key.

4. Thought process

We used multiple sources to have a modular program that can be easily reused. Having multiple entities also makes debugging easier, as each entity can be separately tested and has clear inputs and outputs.

Our choices for the entities were made based on several aspects such as functionality, performance, reliability, decoding keyboard codes and displaying the correspondent decoded characters efficiently.

5. Usage instructions

Connect the board to your device and turn the switch on

Connect the keyboard through the USB port

Start pressing keys on the keyboard and you should see the key shown on one anode of the Seven Segment Display. When pressed again, the next key should be displayed on the next anode and so on. If the display is full, it will change each letter depending on the anode we're at.

6. Further development

One improvement we could make is to select which anode we want to update by using user input, such as 2 switches (we have 4 anodes and we can form 4 numbers from the 2 switches interpreted in binary).

We could also extend keyboard compatibility to include more modern keyboards by implementing a USB protocol interface. This way, the user could use a wider range of devices to control the project and it would enhance user experience.

The controller could be improved by having wireless connections to eliminate the need for physical cable connections. It would offer greater flexibility and mobility in keyboard placement.