






crls design	Title 1 top.SchDoc		
	Size A4	Number 1 / 13	Revision
	Date:	12-28-2025	Sheet of
	File:	C:\My Drive\...\1 top.SchDoc	Drawn By:



The recommended power-on sequence is VCCINT, VCCBRAM, VCCAUX, and VCCO



crls design	Title 2 power.SchDoc		
	Size A4	Number 2 / 13	Revision
	Date: 12-28-2025	Sheet of	
	File: C:\My Drive\...2 power.SchDoc	Drawn By:	






<div>crls</div> <div>design</div>	Title 3 buck.SchDoc		
	Size A4	Number 3 / 13	Revision
	Date: 12-28-2025	Sheet of	
	File: C:\My Drive\...\3 buck.SchDoc	Drawn By:	

A

B

C

D



VCCINT

VCCBRAM








VCCAUX

VCCO_0

VCCO_14

VCCO_15

VCCO_16



UG483

crls
design

Title
5-1 fgpa power.SchDoc

Size
A4


Number
5 / 13


Revision

Date: 12-28-2025
File: C:\My Drive\5-1 fgpa power.SchDoc



Sheet of
Drawn By:







<div>crls</div> <div>design</div>	Title6 clock.SchDoc		
	SizeA4	Number9 / 13	Revision
	Date:12-28-2025		Sheet of
	File:C:\My Drive\...\6 clock.SchDoc		Drawn By:



crls
design

Title 7 ddr3 memory.SchDoc

Size A4

Number 10 / 13

Revision

Date: 12-28-2025

Sheet of

File: C:\My Drive\...7 ddr3 memory.SchDoc

Drawn By:

A

B

C



D


A

B

C

D




	Title 8 ddr3 termination.SchDoc		
	Size A4	Number 11 / 13	Revision
	Date: 12-28-2025	Sheet of	
	File: C:\My Drive\...\8 ddr3 termination.SchDoc Drawn By:		



A

B

C

D





crls
design

Title10 header.SchDoc		
SizeA4	Number13 / 13	Revision
Date:12-28-2025	Sheet of	
File:C:\My Drive\...\10 header.SchDoc	Drawn By:	