




A




B







C



D



The recommended power-on sequence is VCCINT, VCCBRAM, VCCAUX, and VCCO



A

A

B


B

C


C

D


D




Title **3 buck.SchDoc**
 Size **A4** Number **3 / 13** Revision
 Date: **12-28-2025** Sheet of
 File: **C:\My Drive\..\3 buck.SchDoc** Drawn By:




A



B



C










D

UG470, UG908



Title		5-2 fpga config.SchDoc	
Size	Number	6 / 13	Revision
A4			
Date:	12-28-2025	Sheet of	
File:	C:\My Drive\..\5-2 fpga config.SchDoc	Drawn By:	





A

A

B


B

C


C

D


D




Title		6 clock.SchDoc
Size	Number	Revision
A4	9 / 13	
Date:	12-28-2025	Sheet of
File:	C:\My Drive\..\6 clock.SchDoc	Drawn By:



A











B




C



Title		8 ddr3 termination.SchDoc
Size	Number	Revision
A4	11 / 13	
Date:	12-28-2025	Sheet of
File:	C:\My Drive\8 ddr3 termination.SchDoc	Drawn By:



A



B

C

D

crls design		Title	10 header.SchDoc	
Size	Number	13 / 13	Revision	
A4		Date: 12-28-2025	Sheet of	
		File: C:\My Drive\..\10 header.SchDoc	Drawn By:	