SPECT

ISA v0.2

Version: 0.1

Git tag:

Tropic Square April 18, 2024





1 Glossary

- $P_{25519} = 2^{255} 19$
- $P_{256} = 2^{256} 2^{224} + 2^{192} + 2^{96} 1$
- || concatenation



2 Instruction set

SPECT provides 4 types of instructions:

- R Register
- I Immediate
- **M** Memory
- **J** Jump

2.1 Operand interpretation

All operands are considered as 256 bits unsigned integers. Arithmetic instructions that work only with 32 bit operands ignores the 224 MSBs of input and clears them in the result. Immediate logic instructions work only with 12 LSBs, ignore the 244 MSBs of input, and pass the 244 MSBs of op2 to the result.

2.2 Instruction Format

31	30 29	28 25	24 22	21 17	16 15 12	11 07 06	00
р	type	opcode	func	op1	op2	op3	R
							_
р	type	opcode	func	op1	op2	Immed	iate I
р	type	opcode	func	op1		Addr	M
р	type	opcode	func			NewPC	J

2.3 Symbols

Following symbols are used in description of instructions:

- F Flags set by the instruction
- #C Number of cycles the instruction takes to execute

Git commit: fatal: not a git repository (or any of the parent directories): .git

2.4 R instructions

Mnemonic	Name	Semantics	F	#C
Arithmetic Instructions (32	bit)			
ADD op1,op2,op3	32 bit addition	op1 = op2 + op3	Z	11
SUB op1,op2,op3	32 bit subtraction	op1 = op2 - op3	Z	11
CMP op2,op3	32 bit comparison	op2 - op3	Z	9
Logic Instructions				
AND op1,op2,op3	Bitwise AND	op1 = op2 & op3	Z	11
OR op1,op2,op3	Bitwise OR	op1 = op2 op3	Z	11
XOR op1,op2,op3	Bitwise Exclusive OR	op1 = op2 ^ op3	Z	11
NOT op1,op2	Bitwise NOT	op1 = ~op2	Z	10
SBIT op1,op2,op3	Set bit	op1 = op2 \lor (0x1 \ll op3[7:0])		11
CBIT op1,op2,op3	Clear bit	op1 = op2 $\land \sim (0x1 \ll op3[7:0])$		11
Shift Instructions				
LSL op1,op2	Logic shift left	op1 = op2[254:0] 0	С	10
LSR op1,op2	Logic shift right	op1 = 0 op2[255:1]	С	10
ROL op1,op2	Rotating shift left	op1 = op2[254:0] op2[255]	С	10
ROR op1,op2	Rotating shift right	op1 = op2[0] op2[255:1]	С	10
ROL8 op1,op2	Rotating byte shift left	op1 = op2[247:0] op2[255:248]		10
ROR8 op1,op2	Rotating byte shift right	op1 = op2[7:0] op2[255:8]		10
ROLIN op1,op2,op3	Rotating byte shift left	op1 = op2[247:0] op3[255:248]		11
	with shift in from op3			
RORIN op1,op2,op3	Rotating byte shift right	op1 = op3[7:0] op2[255:8]		11
	with shift in from op3			

Mnemonic	Name	Semantics	F	#C
SWE op1,op2	Swap endianity	op1[255:248] = op2[7:0]	Г	10
3 νν Ε Ορ 1,0 ρ 2	Swap endianity	op1[247:240] - op2[15:8]		10
		op1[7:0] = op2[255:248]		
Modular arithmetic instruct	ions			
MUL25519 op1,op2,op3	Multiplication in $GF(P_{25519})$	op1 = (op2 * op3) % P ₂₅₅₁₉		91
MUL256 op1,op2,op3	Multiplication in $GF(P_{256})$	op1 = (op2 * op3) % P ₂₅₆		139
ADDP op1,op2,op3	Generic Modular Addition	op1 = (op2 + op3) % R31		16
SUBP op1,op2,op3	Generic Modular Subtraction	op1 = (op2 - op3) % R31		16
MULP op1,op2,op3	Generic Modular Multiplication	op1 = (op2 * op3) % R31		597
REDP op1,op2,op3	Generic Modular Reduction	op1 = (op2 op3) % R31		528
Load Instructions				
LDR op1,op2	Load register	op1[31:0] = Mem[op2]		_
		op1[63:32] = Mem[op2+0x4]		
		•••		
		op1[255:224] = Mem[op2+0x1C]		
STR op1,op2	Store register	Mem[op2] = op1[31:0]		-
		Mem[op2+0x4] = op1[63:32]		
		Mem[op2+0x1C] = op1[255:224]		
Other Instructions				
MOV op1,op2	Move register	op1 = op2		7
CSWAP op1,op2	Conditional swap – C flag	if C == 1 then:		11
		op1 = op2		
		op2 = op1		

Mnemonic	Name	Semantics	F	#C
ZSWAP op1,op2	Conditional swap – Z flag	<pre>if Z == 1 then: op1 = op2 op2 = op1</pre>		11
HASH op1,op2	Hash (SHA512)	Updates SHA core with (op2+3 op2+2 op2+1 op2) op1 = SHA state[255:0] op1+1 = SHA state[511:256]		347
TMAC_IT op2	TMAC initialize	Resets TMAC and underlying KECCAK core mask = (op2+3 op2+2 op2+1 op2) Share A = mask[399:0] Share B = mask[799:0] Guard = [803:800]		94
TMAC_UP op2	TMAC update	Updates TMAC with op2[143:0]		44
TMAC_RD op1	TMAC update	op1 = TMAC result		84
GRV op1	Get Random Value	op1 = Random number		-
SCB op1,op2,op3	Blind scalar	B = <i>Blind</i> (op2, op3, R31) op1 = B[255:0] op1+1 = B[511:256]		88

2

INSTRUCTION SET

2.5 I instructions

Mnemonic	Name	Semantics	F	#C
Arithmetic Instructions (32 kg	oit)			
ADDI op1,op2,Immediate	32 bit addition	op1 = op2 + Immediate	Z	11
SUBI op1,op2,Immediate	32 bit subtraction	op1 = op2 - Immediate	Z	11

MnemonicNameSemanticsFCMPI op2,Immediate32 bit comparisonop2 - ImmediateZLogic Instructions (12 bit)and op1,op2,Immediate12 bit bitwise logic ANDop1[11:0] = op2[11:0] & Immediate op1[255:12] = op2[255:12]ZORI op1,op2,Immediate12 bit bitwise logic ORop1[11:0] = op2[11:0] Immediate op1[255:12] = op2[255:12]ZXORI op1,op2,Immediate12 bit bitwise exclusive ORop1[11:0] = op2[11:0] ^ Immediate op1[255:12] = op2[255:12]ZKBUS InstructionsImmediate op1[255:12] = op2[255:12]Immediate op1[255:12] = op2[255:12]Immediate[11:8] slot = op2[7:0] offset = Immediate[2:0] * 32STK op1,op2,ImmediateImmediate op1[7:0] offset = Immediate[11:8] slot = op2[7:0] offset = Immediate[11:8] slot	#C 9 11
Logic Instructions (12 bit) ANDI op1,op2,Immediate	11
ANDI op1,op2,Immediate 12 bit bitwise logic AND op1[11:0] = op2[11:0] & Immediate op1[255:12] = op2[255:12] ORI op1,op2,Immediate 12 bit bitwise logic OR op1[11:0] = op2[11:0] Immediate op1[255:12] = op2[255:12] XORI op1,op2,Immediate 12 bit bitwise exclusive OR op1[11:0] = op2[11:0] \ immediate op1[255:12] = op2[255:12] KBUS Instructions Load key op1 = KBUS_READ[type,slot,offset] where type = Immediate[11:8] slot = op2[7:0] offset = Immediate[2:0] * 32 STK op1,op2,Immediate Load key KBUS_WRITE[key,type,slot,offset] where key = op1 type = Immediate[11:8] slot = op2[7:0]	11
Op1[255:12] = op2[255:12] ORI op1,op2,Immediate 12 bit bitwise logic OR op1[11:0] = op2[11:0] Immediate op1[255:12] Z XORI op1,op2,Immediate 12 bit bitwise exclusive OR op1[11:0] = op2[11:0] ^ Immediate op1[255:12] Z KBUS Instructions LDK op1,op2,Immediate Load key op1 = KBUS_READ[type,slot,offset] where type = Immediate[11:8] slot = op2[7:0] offset = Immediate[2:0] * 32 E STK op1,op2,Immediate Load key KBUS_WRITE[key,type,slot,offset] where key = op1 type = Immediate[11:8] slot = op2[7:0] E	11
ORI op1,op2,Immediate 12 bit bitwise logic OR op1[11:0] = op2[11:0] Immediate op1[255:12] = op2[255:12] XORI op1,op2,Immediate 12 bit bitwise exclusive OR op1[11:0] = op2[11:0] ^ Immediate op1[255:12] = op2[255:12] KBUS Instructions LDK op1,op2,Immediate Load key op1 = KBUS_READ[type,slot,offset] where type = Immediate[11:8] slot = op2[7:0] offset = Immediate[2:0] * 32 STK op1,op2,Immediate Load key KBUS_WRITE[key,type,slot,offset] where key = op1 type = Immediate[11:8] slot = op2[7:0]	
xORI op1,op2,Immediate 12 bit bitwise exclusive OR op1[255:12] = op2[255:12] op1[11:0] = op2[11:0] ^ Immediate op1[255:12] = op2[255:12] KBUS Instructions LDK op1,op2,Immediate Load key op1 = KBUS_READ[type,slot,offset] where type = Immediate[11:8] slot = op2[7:0] offset = Immediate[2:0] * 32 STK op1,op2,Immediate Load key KBUS_WRITE[key,type,slot,offset] where key = op1 type = Immediate[11:8] slot = op2[7:0]	
XORI op1,op2,Immediate 12 bit bitwise exclusive OR op1[11:0] = op2[11:0] ^ Immediate op1[255:12] = op2[255:12] KBUS Instructions Load key op1 = KBUS_READ[type,slot,offset] where type = Immediate[11:8] slot = op2[7:0] offset = Immediate[2:0] * 32 STK op1,op2,Immediate Load key KBUS_WRITE[key,type,slot,offset] where key = op1 type = Immediate[11:8] slot = op2[7:0]	
Op1[255:12] = op2[255:12]	
KBUS InstructionsLDK op1,op2,ImmediateLoad keyop1 = KBUS_READ[type,slot,offset] where type = Immediate[11:8] slot = op2[7:0] offset = Immediate[2:0] * 32STK op1,op2,ImmediateLoad keyKBUS_WRITE[key,type,slot,offset] where key = op1 type = Immediate[11:8] slot = op2[7:0]	11
LDK op1,op2,Immediate Load key op1 = KBUS_READ[type,slot,offset] where type = Immediate[11:8] slot = op2[7:0] offset = Immediate[2:0] * 32 STK op1,op2,Immediate Load key KBUS_WRITE[key,type,slot,offset] where key = op1 type = Immediate[11:8] slot = op2[7:0]	
type = Immediate[11:8] slot = op2[7:0] offset = Immediate[2:0] * 32 STK op1,op2,Immediate Load key KBUS_WRITE[key,type,slot,offset] where key = op1 type = Immediate[11:8] slot = op2[7:0]	
Slot = op2[7:0] offset = Immediate[2:0] * 32 STK op1,op2,Immediate Load key KBUS_WRITE[key,type,slot,offset] where key = op1 type = Immediate[11:8] slot = op2[7:0]	_
STK op1,op2,Immediate Load key KBUS_WRITE[key,type,slot,offset] where key = op1 type = Immediate[11:8] slot = op2[7:0]	
STK op1,op2,Immediate Load key KBUS_WRITE[key,type,slot,offset] where key = op1 type = Immediate[11:8] slot = op2[7:0]	
key = op1 type = Immediate[11:8] slot = op2[7:0]	
type = Immediate[11:8] slot = op2[7:0]	_
slot = op2[7:0]	
. (fact the second to 2)	
offset = Immediate[2:0] * 32	
KBO op2,Immediate KBUS OP KBUS_OP[type,slot,op] where E	_
type = Immediate[11:8]	
slot = op2[7:0]	
op = Immediate[3:0]	
Other Instructions	
MOVI op1,Immediate Move immediate op1[11:0] = Immediate,	6
op1[255:12] = 0	
HASH_IT Hash init Reset hash calculation.	9



2

INSTRUCTION SET

Mnemonic	Name	Semantics	F	#C
TMAC_IS op2, Immediate	TMAC initstring	Initialize TMAC with initstring K = op2, N = Imd[7:0]		78

2

INSTRUCTION SET

Due to not enough space in the 32 bit instruction format, the immediate operand is just 12 bit. Because of that, the logic instructions works only with the 12 LSBs of op2. E.g. 0xFF12 & 0xF0F = 0xFF02.

M instructions 2.6

Mnemonic	Name	Semantics	F	#C
LD op1,Addr	Load	op1[31:0] = Mem[Addr]		_
		op1[63:32] = Mem[Addr+0x4]		
		 op1[255:224] = Mem[Addr+0x1C]		
ST op1,Addr	Store	Mem[Addr] = op1[31:0]		_
		Mem[Addr+0x4] = op1[63:32] =		
		Mem[Addr+0x1C] = op1[255:224]		

2.7 J instructions

Mnemonic	Name	Semantics	F	#C
CALL NewPC	Subroutine call	push(RAR, PC+0x4), PC = NewPC		5
RET	Return from subroutine	PC = pop(RAR)		5
BRZ NewPC	Branch on Zero	if Z == 1 then:		5
		PC = NewPC		
BRNZ NewPC	Branch on not Zero	if Z == 0 then:		5
		PC = NewPC		
BRC NewPC	Branch on Carry	<i>if</i> C == 1 <i>then:</i>		5
		PC = NewPC		
BRNC NewPC	Branch on not Carry	<i>if</i> C == 0 <i>then:</i>		5
		PC = NewPC		
BRE NewPC	Branch on Error	<i>if</i> E == 1 <i>then:</i>		5
		PC = NewPC		
BRNE NewPC	Branch on not Error	if E == 0 then:		5
		PC = NewPC		
JMP NewPC	Unconditional jump	PC = NewPC		5
END	End of program, stops	-		4
	FW execution and sets			
	STATUS[DONE].			
NOP	Does nothing.	-		3



3 Flags

3.1 Zero Flag - Z

Zero flag is set to 1, if instruction changing the flag is executed and:

- all 256 bits of op1 are 0
- op2 op3 = 0 in case of CMP and CMPI instructions

and cleared otherwise.

Zero flag keeps its value if instruction that does not modify it is executed.

3.2 Cary Flag - C

Carry flag is set to 1, if instruction changing the flag is executed and:

- op2[255] = 1 in case of LSL and ROL instructions
- op2[0] = 1 in case of LSR and ROR instructions

and cleared otherwise.

Carry flag keeps its value if instruction that does not modify it is executed.

3.3 Error Flag - E

Error flag is set to 1 in *spect_kbus_error* is set during KBUS request when LDK, STK and KBO instructions are executed.

Error flag keeps its value if instruction that does not modify it is executed.