

## Table of Contents

<b>1</b>	<b>Introduction</b>	<b>3</b>
1.1	Features	3
<b>2</b>	<b>Hardware</b>	<b>4</b>
2.1	Installing the Board	4
2.2	Ndigo5G External Inputs and Connectors	5
	Connectors	5
	Analog Inputs	6
	Digital Inputs	7
2.3	Extension Card	8
2.4	Ndigo5G Functionality	9
	ADC Modes	9
	Zero Suppression	10
	Trigger Blocks	11
<b>3</b>	<b>Driver Programming API</b>	<b>15</b>
3.1	Constants	15
3.2	Initialization	16
	Structure ndigo_init_parameters	16
3.3	Status Information	17
	Functions for Information Retrieval	17
3.4	Structure ndigo_static_info	18
	Structure ndigo_param_info	19
	Structure ndigo fast info	20
	Structure ndigo slow info	21
3.5	Configuration	21
	Structure ndigo configuration	21
	Structure ndigo trigger	24
	Structure_ndigo_trigger_block	24
	Structure ndigo gating block	26
	Structure ndigo extension block	27
	Run Time Control	27
3.6	Readout	27
	Input Structure ndigo read in	27
	Input Structure ndigo read out	27
3.7	Other Functions	28
	LED control	28
<b>4</b>	<b>Packet Format</b>	<b>28</b>
4.1	Output Structure ndigopacket	28
<b>5</b>	<b>C-Example</b>	<b>30</b>
<b>6</b>	<b>Technical Data</b>	<b>31</b>
6.1	Digitizer Characteristics	31
	1-Channel-Mode (5Gsps)	31
	2-Channel-Mode (2.5 Gsps)	31

4-Channel-Mode (1.25 Gsps)	31
6.2 Electrical Characteristics	32
Oscillator	32
Environmental Conditions for Operation	32
Environmental Conditions for Storage	32
Power Supply	32
Analog Input	32
Analog inputs	33
6.3 Information Required by DIN EN 61010-1	33
Manufacturer	33
Intended Use and System Integration	33
Cooling	33
Environmental Conditions	34
Inputs	34
Known Bugs	34
Workarounds	34
Recycling	34
Export Control	34
<b>7 Revision History</b>	<b>35</b>
7.1 Firmware	35
7.2 Driver & Applications	35
7.3 User Guide	35

Figure 1.1: Ndigo5G equipped with active cooling system

## 2 Hardware

### 2.1 Installing the Board

The **Ndigo5G board** can be installed in any x4 (or higher amount of lanes) PCIe slot. If the slot electrically supports less than 4 lanes, the board will operate at lower data throughput rates.


Please ensure proper cooling of the device. The **Ndigo5G** has an onboard temperature detection. If the ADC chip temperature exceeds 90C a warning is issued to the device driver. In case the temperature is higher than 95C the ADC is disabled to avoid damage. Using a PCI-slot cooler is in many cases an appropriate solution to circumvent problems caused by overheating if the board is used inside a PC. The Ndigo-Crate will provide sufficient cooling under normal operating conditions.

Using a single **Ndigo5G**, no further connections need to be made.

For applications that require more than 4 ADC channels, several Ndigo boards can be operated in sync. Any board of the **Ndigo product line** can be synced to other Ndigo boards, allowing, for instance, for a combination of high speed ADCs (**Ndigo5G**) and slower high resolution ADCs (**Ndigo250M-14**).

The signals used for board synchronization and inter-board triggering are transferred on a bus between the boards. Join all C2 connectors (see [Fig 2.3](#) on page 3) on the boards using a ribbon cable. Both ends of the bus need to be terminated properly. If using a **Ndigo Crate**, connectors providing the termination are located on the crate mainboard next to the PCIe slots to the extreme left and right. <more details, please refer to the Ndigo Crate user guide. In applications that use only a few Ndigo boards installed directly inside a PC, termination PCBs available from cronologic can be used.

**Ndigo5G's** standard device driver can be used to read out all boards and acquire data. For more complex scenarios, using the cronoSync-library, which is part of cronoTools, is recommended. The cronoSync library is provided with the Ndigo device driver. Please refer to the cronoTools user guide for more information.



*Figure 2.1: If several Ndigo boards are connected to work in sync, the boards must be connected using a ribbon cable as bus for synchronization and trigger signals. Proper termination is required at both ends of the cable.*

## 2.2 Ndigo5G External Inputs and Connectors

### Connectors

The inputs of the **Ndigo5G** are located on the PCI bracket. [Fig 2.3](#) on page 3 shows the location of the 4 analog inputs A to D and the two digital inputs G (GATE) and T (Trigger). Furthermore, two board interconnection connectors can be found at the top edge of the **Ndigo5G**, as displayed in [Fig 2.3](#) on page 3. Connector C1 is used for a board-to-board connection (e. g. to link a HPTDC8-PCI and a **Ndigo5G** via a **Ndigo Extension board**, see chapter 2.3). Connector C2 is used as a bus interface between multiple Ndigo boards distributing clock, trigger and sync signals. Proper termination must be placed at both ends of the bus interconnection ribbon cable.




Figure 2.2: Input connectors of an Ndigo5G located on the PCI bracket.




Figure 2.3: Ndigo5G board showing inter-board connectors C1 and C2.

## Analog Inputs




Figure 2.4: Input circuit for each of the four analog channels.

The analog inputs of the ADC are single ended LEMO00 coax connectors. The inputs have a  $50\Omega$  impedance and are AC coupled. The inputs are converted to a differential signal using a balun.

## Analog Offsets

AC coupling removes the common mode voltage from the input signal. Users can move the common mode voltage to a value of their choice using the `analogoffset` parameter of each channel before sampling.

This feature is useful for highly asymmetric signals, such as pulses from TOF spectrometers or LIDAR systems. Without analog offset compensation, the pulses would begin in the middle of the ADC range, effectively cutting the dynamic range in half (see Fig 2.6 ). By shifting the DC baseline to one end of the ADC range, the input range can be used fully, providing the maximum dynamic range. The analog offset can be set between  $\pm 0,25\text{V}$ .




Figure 2.5: Users can add analog offset to the input before sampling




Figure 2.6: Asymmetric signal shifted to increase dynamic range

## Digital Inputs

There are two digital inputs on the front slot cover called Trigger and GATE.

Both inputs provide a digital input signal routed to the trigger matrix. These signals can be used to trigger any of the trigger state machines and gating blocks. The inputs are AC coupled. DC offset is configurable via **dc\_offset\_parameter** in the **configurations structure** to support positive and negative input pulses.

The configuration is set via the structures **trigger[8]** and **trigger[9]** in the **configuration structure**. The input circuit is shown in Figure 2.17 on page 15.

### TDC on Trigger Input

There is a TDC connected to the Trigger input. When used with the TDC, the Trigger input supports negative pulses only. The TDC creates packets of **type 8**. These packets first contain a coarse timestamp and a payload that can be used to calculate the trigger position with higher precision. The function **ndigo\_process\_tdc\_packet()** can be used to replace the coarse timestamp with the precise timestamp. This function is described in [Section 3.6](#) on page 25. TDC pulses must have a minimum duration of 3.3ns. The dead-time of the TDC is 32ns.

## 2.3 Extension Card

The Ndigo Extension card provides additional inputs or outputs to the FPGA. It is connected to the C1(Samtec QSS-025) connector on an **Ndigo5G** by an Samtec SQCD cable assembly.

The **Ndigo Extension Card** provides up to ten single ended LEMO00 connectors. The circuit connecting to each of these circuits can be chosen to provide inputs or outputs. These can be AC or DC coupled. AC coupled inputs support NIM signaling.

The signals connect to 2.5V IO Pins of the Xilinx Virtex-5 FPGA. The current firmware revision provides the following signal connections.

Connector	QSS Pin	FPGA Pin	Direction	Signal
LEMO00: CH0	22	AD9	Input	Ndigo Extension digital channel 0
LEMO00: CH1	18	AE10	Input	Ndigo Extension digital channel 1
LEMO00: CH2	14	D10		not connected
LEMO00: CH3	10	AF9	Output	39.0625 MHz clock for HPTDC
LEMO00: CH4	6	AD11	Output	39.0625 MHz clock for HPTDC
LEMO00: CH5	5	AE7	Output	39.0625 MHz clock for HPTDC
LEMO00: CH6	9	AF7	Output	39.0625 MHz clock for HPTDC
LEMO00: CH7	13	D9		not connected
LEMO00: CH8	17	V9	Input	Ndigo Extension digital channel 2
LEMO00: CH9	21	W9	Input	Ndigo Extension digital channel 3
SYNC1: Sync-TDC8	26	F9		not connected
SYNC1: Sync-HPTDC	44	AA7	Output	Sync for HPTDC

The 4 digital inputs are routed to the bus inputs of the trigger matrix to be used for triggering. The routing can be configured to either ORing the sync bus and extension channels or use the extension channels exclusively.

Connector	Extension Card	Trigger matrix input	Trigger matrix input
	Digital Channel	ignorecable = 0	ignorecable = 1
LEMO00: CH0	0	BUS0 = EXT0 Sync Cable 0	BUS0 = EXT0
LEMO00: CH1	1	BUS1 = EXT1 Sync Cable 1	BUS1 = EXT1
LEMO00: CH8	2	BUS2 = EXT2 Sync Cable 2	BUS2 = EXT2
LEMO00: CH9	3	BUS3 = EXT3 Sync Cable 3	BUS3 = EXT3



## 2.4 Ndigo5G Functionality

### ADC Modes

Depending on board configuration, the analog input signal is quantized to 8 or 10 bits. However, the board always scales and offsets the data to 16 bit signed data centered around 0.

Data processing such as trigger detection or packet building are always performed on **3.2ns** intervals. Depending on the ADC mode, this interval may contain 4, 8 or 16 samples.

The board supports using one, two or four channels:

#### 1 Channel Modes A, B, C and D

In these modes, only a single channel is used. The analog signal on that channel is digitized at 5Gsps. Packet size is always a multiple of 16 samples per **3.2ns**. See [Fig 2.9](#) on page 8 and [Fig 2.15](#) on page 11.

#### 2 Channel Modes AC, BC, AD and BD

In these modes, two channels are used simultaneously. The analog signals on these channels are digitized at **2.5Gsps** each. Packet size is always a multiple of 8 samples per **3.2ns**. See [Fig 2.8](#) on page 8 and see [Fig 2.14](#) on page 11.

#### 4 Channel Mode ABCD

In this mode, all four channels are digitized independently at **1.25Gsps** each. The packet size is always a multiple of 4 samples per **3.2ns**. See [Fig 2.7](#) on page 8 and see [Fig 2.13](#) on page 11.

#### Multiple Sampling Modes AAAA, BBBB, CCCC and DDDD

In these modes, only one analog input channel is used, but the channel is sampled independently and simultaneously by four ADCs at **1.25Gsps**. The board creates four independent streams with 4 samples each per **3.2ns**.

Using the same trigger setting on all ADCs, can be used to reduce noise by averaging the four channels. To deal with complex triggering conditions, different trigger settings on each of the ADCs can be used.

The **Ndigo5G** provides 4 ADCs sampling at **1.25Gsps** each. Higher speed modes are implemented by interleaving two or four of these ADCs.

During interleaving, the **Ndigo5G** firmware reorders and groups the data into a linear sample stream. The process is fully transparent. For users, the only difference is that a **3.2ns** cycle can contain 4, 8 or 16 samples, depending on mode.




Figure 2.7: ADCs in 4 channel mode ABCD at 1.25Gps.




Figure 2.8: ADCs in 2 channel mode AD, interleaved for 2.5Gps.




Figure 2.9: ADCs in 1 channel mode A, B, C or D interleaved for 5Gps.

## Zero Suppression

One of **Ndigo5G's** key features is on-board zero suppression to reduce PCIe bus load. Only data that passes specifications predefined by the user is transmitted. This guide refers to transmitted waveform data as "packets". A packet contains the waveform data and a timestamp giving the absolute time (i.e. the time since start of data acquisition) of the packet's last sample.

Fig 2.14 shows a simple example: Data is written to the PC only if values exceed a specified threshold. Expanding on that, **Ndigo5G's** zero suppression can be used to realize much more complex scenarios.




Figure 2.10: Simple zero suppression: Only data with values above a threshold are written to the PC.

## Trigger Blocks

**Ndigo5G-10** and **Ndigo5G-8** record analog waveforms using zero suppression. Whenever a relevant waveform is detected, data is written to an internal FIFO memory. Each ADC channel has one trigger block determining whether data is written to the FIFO. The parameters are set in Structure **ndigo\_trigger\_block** (See chapter 3.4.3 on page 36).

Each trigger block consists of two independent units that check the incoming raw data stream for trigger conditions ( Fig 2.10 on page 9). Users can specify a threshold and can choose whether triggering is used whenever incoming data is below or above the threshold (level triggering) or only if data exceeds the threshold (edge triggering).

A gate length can be set to extend the trigger window by multiples of **3.2ns**. Furthermore, if users choose precursor values  $> 0$ , the trigger unit will start writing data to the FIFO precursor **3.2ns** before the trigger event.

When using edge triggering, all packets have the same length ( Fig 2.11 on page 10): precursor + length + 1 cycles of **3.2ns**. For level triggering, packet length is data dependent ( Fig 2.12 on page 10).

Please note that triggering is not accurate to sample. For each **3.2ns** clock cycle, it is determined whether on any sample during that clock cycle a trigger condition is met. The clock cycle is then selected as the trigger point. As a result, the trigger sample can be anywhere within a range of up to 16 samples in single channel mode ( Fig 2.15 on page 11 ) at 16 samples per **3.2ns**.

If retriggering is active, the current trigger window is extended if a trigger event is detected inside the window.

A trigger block can use several input sources:

- the 8 trigger decision units of all four ADC channels ( Fig 2.16 on page 12)
- the GATE input (Fig 2.17 on page 12)
- the Trigger or TDC input, ( Fig 2.17 on page 12 )
- a function trigger providing random or periodic triggering.
- triggers originating from other cards connected with the sync cable or from the Ndigo Extension card (BUS0, BUS1, BUS2, BUS3)
- A second set of trigger units with names ending in pe for the digital inputs Trigger, GATE, BUS0, BUS1, BUS2, and BUS3 configured for positive edge triggering. Together with the regular trigger units on this inputs, both edges of a pulse can be used in the trigger logic. This set of triggers is not available as inputs for the gate blocks.

Trigger inputs from the above sources can be concatenated using logical OR ( Fig 2.19 on page 13) by setting the appropriate bits in the trigger blocks source mask.

Triggers can be fed into the gate blocks described on page ( Fig 2.20 Gate blocks can be used to block writing data to the FIFO. That way, only zero suppressed data occurring when the selected gate is active is transmitted. This procedure reduces PCIe bus load even further ( Fig 2.20 ).




Figure 2.11: Parameters for edge triggering




Figure 2.12: Parameters for level triggering




Figure 2.13: Triggering in 4 channel mode at 4 samples per clock cycle.




Figure 2.14: Triggering in 2 channel mode at 8 samples per clock cycle.




Figure 2.15: Triggering in 1 channel mode at 16 samples per clock cycle.




Figure 2.16: From the ADC inputs, a trigger unit creates an input flag for the trigger matrix. Each digitizer channel (A, B, C, D) has two trigger units.

Figure 2.17: The digital inputs Trigger, GATE, BUS0, BUS1, BUS2 and BUS3 have simpler trigger units.




Figure 2.18: The extension block combines signals from the optional extension board and the sync cable.




Figure 2.19: Trigger Matrix: The trigger signals of each ADC channel, the trigger input, the GATE input or the sync cable can be combined to create a trigger input for each trigger block. The four gate signals can be used to suppress triggers during certain time frames.




Figure 2.20: Gating Blocks: Each gating block can use an arbitrary combination of inputs to trigger its state machine. The outputs can be individually inverted and routed to the AND-gate feeding the trigger blocks.

## 3 Driver Programming API

The API is a DLL with C linkage. The functions provided by the DLL are declared in **Ndigointerface.h**.

### 3.1 Constants

**#define NDIGO\_CHANNEL\_COUNT 4**

The number of analog input channels.

**#define NDIGO\_GATE\_COUNT 4**

The number of gating blocks.

**#define NDIGO\_TRIGGER\_COUNT 16**

The number of triggers. Two per analog input, one per digital input plus some specials.

**#define NDIGO\_ADD\_TRIGGER\_COUNT 6**

Additional set of triggers for digital inputs.

## 3.2 Initialization

**int ndigo\_count\_devices (int \* error\_code, char \*\* error message)**

Return the number of boards that are supported by this driver in the system.

**int ndigo\_get\_default\_init\_parameters(ndigo\_init\_parameters \* init)**

Get a set of default parameters to feed into **ndigoinit()**.

This must always be used to initialize the **ndigo\_init\_parameter** structure.

**ndigo\_device \* ndigo\_init(ndigo\_init\_parameters \* params, int \* error\_code, char \*\* error\_message)**

Open and initialize the Ndigo board with the given index. With **error\_code** and **error\_message** the user must provide pointers where to buffers where error information should be written by the driver. The buffer for the error message must be at least **80 chars** long.

Params is a structure of type **ndigo\_init\_parameters** that must be completely initialized.

**int ndigo\_close(ndigo\_device \* device)**

Finalize the driver for this device.

### Structure **ndigo\_init\_parameters**

**int version**

Must be set to **NDIGO\_API\_VERSION**

**int card\_index**

The index in the list of **Ndigo5G** boards that should be initialized. There might be multiple boards in the system that are handled by this driver as reported by **ndigo\_count\_devices**. This index selects one of them. Boards are enumerated depending on the PCIe slot. The lower the bus number and the lower the slot number the lower the card index.

**int board\_id** This 8 bit number is filled into each packet created by the board and is useful if data streams of multiple boards will be merged. If only **Ndigo5G** cards are used this number can be set to the card index. If boards of different types that use a compatible data format are used in a system each board should get a unique id.

Can be changed with **int ndigosetboardid(ndigodevice\*device, int boardid)**.

**ndigo\_bool\_t use\_external\_clock**

Use 10MHz clock supplied by IPC flat band cable. Must be set for all slaves.

**ndigo\_bool\_t drive\_external\_clock**

Drive internal 10MHz clock of this board to IPC flat band cable. Must be set for master.

**ndigo\_bool\_t is\_slave**

Data acquisition of this board is controlled by the master board.

**int sync\_period**

Period of the multiscard sync pulse. Should be set to **4** (default) when using several Ndigo boards in sync. Ignored for single board setups. The **Ndigo5G** has 4 phases relative to the global 10MHz clock.

**int sync\_delay**

Fine tap delay for incoming sync signals.

**ndigo\_bool\_t force\_window\_calibration**

If **true/1**, valid data window is detected at initialization. Default value is **false/0**: values from flash memory are used in order to set data window to correct position.

**ndigo\_bool\_t hptdc\_sync\_enabled**



A **HPTDC** is connected to this board. Enables the clock and sync line from the **Ndigo5G** to the **HPTDC**.

**\_\_int64 buffer\_size[8]**

The minimum size of the DMA buffer. If set to 0 the default size of 16MByte is used. **Ndigo5G** only uses **buffer\_size[0]**.

**int buffer\_type**

Must be set to **NDIGO\_BUFFER\_ALLOCATE**.

**\_\_int64 buffer\_address**

Ignored. Might be used for future buffer types.

**int variant**

Set to 0. Can be used to activate future device variants such as different base frequencies.

**int device\_type**

Initialized by **ndigo\_get\_default\_init\_parameters()**. Must be left unchanged.

```
#define CRONO_DEVICE_HPTDC 0
#define CRONO_DEVICE_NDIGO5G 1
#define CRONO_DEVICE_NDIGO250M 2
```

**int\_dma read\_delay**

Initialized by **ndigo\_get\_default\_init\_parameters()**. The write pointer update is delay by this number of **4 ns** clock periods to hide race conditions between software and DMA.

## 3.3 Status Information

### Functions for Information Retrieval

The driver provides functions to retrieve detailed information on the type of board, its configuration, settings and state. The information is split according to its scope and the computational requirements to query the information from the board.

**int ndigo\_get\_driver\_revision()**

Returns the driver version, same format as **ndigo\_static\_info::driver\_revision**. This function does not require a present **Ndigo5G** device.

**const char\* ndigo\_get\_driver\_revision\_str()**

Returns the driver version including SVN build revision as a string. This function does not require a present **Ndigo5G** device.

**int ndigo\_get\_static\_info(ndigo\_device \*device, ndigo\_static\_info \*info)**

This structure contains information about the board that does not change during run time.

**int ndigo\_get\_param\_info(ndigo device \*device, ndigo\_param\_info \*info)**

The structure returned by this call contains information that changes indirectly due to configuration changes.

**int ndigo\_get\_fast\_info(ndigo device \*device, ndigo\_fast\_info \*info)**

This call returns a structure that contains dynamic information that can be obtained within a few microseconds.

**int ndigo\_get\_slow\_info(ndigo device \*device, ndigo\_slow\_info \*info)**

The data reported in this structure requires milliseconds to be obtained. The application should only call it in situation where the program flow can cope with an interruption of that magnitude.

**const char\* ndigo\_get\_last\_error\_message(ndigo\_device \*device)**

### 3.4 Structure `ndigo_static_info`

This structure contains information about the board that does not change during run time. It is provided by the function `ndigo_get_static_info`.

#### **int size**

The number of bytes occupied by the structure

#### **int version**

A version number that is increased when the definition of the structure is changed. The increment can be larger than one to match driver version numbers or similar. Set to **0** for all versions up to first release.

#### **int board\_id**

Index of the board as passed to the constructor or set via `int ndigosetboardid(ndigodevice *device, int boardid)`.

#### **int driver\_revision**

The lower three bytes contain a triple level hierarchy of version numbers, e.g. **0x010103** encodes **version 1.1.3**.

A change in the first digit generally requires a recompilation of user applications. Change in the second digit denote significant improvements or changes that don't break compatibility and the third digit changes with minor bugfixes and similar updates.

#### **int firmware\_revision**

Firmware revision of the FPGA configuration. This increments only when there is a functional change.

#### **int board\_revision**

**0** for experimental prototypes labeled **Rev. 1**

**2** for the version produced until 2010 labeled **Rev. 2**

**3** for the version produced starting in 2011 labeled **Rev. 3**

#### **int board\_configuration**

Describes the schematic configuration of the board.

For **board revision 0** this always reads **0**.

For **board revision 2** the following assignments are valid:

If **Bit 3 = 0** this following is valid:

**Bit 0** determines the ADC resolution. (**0 = 8 - bit or 1 = 10 - bit**).

**Bit 1 determines whether the TDC-oscillator is present**

(**0 = oscillator present, 1 = simple trigger**).

**Bit 2** determines the input connectors (**0 = single ended, 1 = differential**).

**Bit 3 = 1** signifies a special version of the board

**0xA** is **Ndigo1250M-12** single ended with digital trigger

**0x8** is **Ndigo5G-8** single ended with digital trigger

**For Board revision 3 the following assignments are valid:**

**Bit 2** determines the input connectors (**0 = single ended, 1 = differential**).

The other bits have one of the following patterns [Bits 3...0]

**0010** Ndigo5G-10 2.5u 10

**0011** Ndigo5G-8-AQ 2.5u 8

**0110** Ndigo5G-10-Diff 560pF 10 DIFF

**1000** Ndigo5G-8 560pF 8+

**1010** Ndigo1250M-12 2.2uF 12 Sciex DC

**1011** Ndigo5G-10 560pF 10

**1110** Ndigo5G-Sciex 2.2uF 10 Sciex Infiniband, DIFF

**1111** Ndigo5G-Roent = fADC4/10 560pF 10

#### **int adc\_resolution**

Number of bits of the ADC, set to **0** if unknown.

#### **double nominal\_sample\_rate**

Sample rate in once channel mode. Usually **5.0e9 = 5Gsps**.

#### **double analog\_bandwidth**

**3e9** for **3Ghz**.

#### **int chip\_id**

16 bit factory ID of the ADC chip

**int board\_serial** Serial number with the year minus 2000 in the highest 8 bits of the integer and a running number in the lower 24 bits. This number is identical with the one on the label on the board.

#### **int flash\_serial\_low**

#### **int flash\_serial\_high**

64 bit manufacturer serial number of the flash chip.

#### **int flash\_valid**

If not 0 the driver found valid calibration data in the flash on the board and is using it.

#### **ndigo bool\_t\_dc\_coupled**

Returns false for the standard AC coupled **Ndigo5G**.

#### **int subversion\_revision**

A number to track builds of the firmware in more detail than the firmware revision. It changes with every change in the firmware, even if there is no visible effect for the user.

#### **char calibration\_date[20]**

DIN EN ISO 8601 string YYYY-MM-DD HH:DD describing the time when the card was calibrated.

### Structure **ndigo\_param\_info**

#### **int size**

The number of bytes occupied by the structure.

#### **int version**

A version number that is increased when the definition of the structure is changed. The increment can be larger than one to match driver version numbers or similar. Set to **0** for all versions up to first release.

#### **double bandwidth**

Analog Bandwidth setting of the ADC. Either **3e9 = 3GHz** or **1e9 = 1GHz** for 10 bit version

#### **double sample\_rate**

Sample rate. This is **1.25e9**, **2.5e9** or **5.0e9** depending on the current ADC mode.  $\text{sample\_rate} \cdot \text{channels} = 5.0e9$ .

#### **double sample\_period**

The period one sample in the data represents in picoseconds

**int board\_id**

The number the board uses to identify the data source in the output data stream.

**int channels**

**Number of channels. 1, 2 or 4 depending on the ADC mode chosen.**

**sample\_rate  $\hat{A}$  channels = 5.0e9.**

**int channel\_mask**

Mask with a set bit for each enabled input channel.

**int64 total\_buffer**

The total amount of the DMA buffer in bytes.

## Structure ndigo fast info

**int size**

The number of bytes occupied by the structure

**int version**

A version number that is increased when the definition of the structure is changed. The increment can be larger than one to match driver version numbers or similar. Set to **0** for all versions up to first release.

**int adc\_rpm**

Speed of the ADC fan. Reports **0** if no fan is present.

**int fpga\_rpm**

Speed of the FPGA fan. Reports **0** if no fan is present.

**int alerts**

Alert bits from the system monitor.

**Bit 0** : FPGA temperature alert (**> 85 $\hat{A}$ °C**)

**Bit 1** : Internal FPGA voltage out of range (**< 1:01V or > 1:08V** )

**Bit 2** : FPGA auxiliary voltage out of range. (**< 2,375V or > 2,625V** )

**Bit 3** : FPGA temperature critical (**> 125 $\hat{A}$ °C**)

**Bit 4** : ADC temperature alert (**> 90 $\hat{A}$ °C**)

**Bit 5** : ADC temperature critical (**> 100 $\hat{A}$ °C**): will automatically be turned off.

**double voltage\_aux**

Auxiliary FPGA voltage, nominal 2.5V

**double voltage\_int**

Internal FPGA voltage, nominal 1.0V

**double fpga\_temperature**

In  $\hat{A}$ °C measured on die.

**int pcie\_link\_width**

Number of PCIe lanes that the card uses. Should be 4 for **Ndigo5G**.

**int pcie\_max\_payload**

Maximum size in bytes for one PCIe transaction, depends on system configuration.

## Structure ndigo slow info

### **int size**

The number of bytes occupied by the structure.

### **int version**

A version number that is increased when the definition of the structure is changed. The increment can be larger than one to match driver version numbers or similar. Set to **0** for all versions up to first release.

### **double adc\_temperature**

ADC temperature in Â°C measured on die.

### **double board\_temperature**

In Â°C

## 3.5 Configuration

The device is configured with a configuration structure. The user should first obtain a structure that contains the default settings of the device read from an on board ROM, then modify the structure as needed for the user application and use the result to configure the device.

**int ndigo\_get\_default\_configuration(ndigo\_device \*device, ndigo\_configuration \*config)**

**int ndigo\_get\_current\_configuration(ndigo\_device \*device, ndigo\_configuration \*config)**

**int ndigo\_configure(ndigo\_device \*device, ndigo\_configuration \*config)**

**int ndigo\_set\_board\_id(ndigo\_device \*device, int board\_id)**

The **board\_id** can be changed after initialization of the card. If cronotools are used, the **board\_id** changes have to be done before cronotools initialization.

## Structure ndigo configuration

This is the structure containing the configuration information. It is used in conjunction with **ndigo\_get\_default\_configuration**, **ndigo\_get\_current\_configuration** and **ndigo\_configure**.

It uses internally the structures **ndigo\_trigger\_block** and **ndigo\_trigger**.

### **int size**

The number of bytes occupied by the structure.

### **int version**

A version number that is increased when the definition of the structure is changed. The increment can be larger than one to match driver version numbers or similar. Set to **0** for all versions up to first release.

### **int reserved1**

Reserved for internal usage. Do not change.

### **int adc\_mode**

Constant describing the ADC mode

```
#define NDIGO_ADC_MODE_ABCD 0
```

```
#define NDIGO_ADC_MODE_AC 4
```

```
#define NDIGO_ADC_MODE_BC 5
```

```
#define NDIGO_ADC_MODE_AD 6
```

```
#define NDIGO_ADC_MODE_BD 7
```

```
#define NDIGO_ADC_MODE_A 8
```

```
#define NDIGO_ADC_MODE_B 9
#define NDIGO_ADC_MODE_C 10
#define NDIGO_ADC_MODE_D 11
#define NDIGO_ADC_MODE_AAAA 12
#define NDIGO_ADC_MODE_BBBB 13
#define NDIGO_ADC_MODE_CCCC 14
#define NDIGO_ADC_MODE_DDDD 15
#define NDIGO_ADC_MODE_A12 28 // not available on all boards
#define NDIGO_ADC_MODE_B12 29 // not available on all boards
#define NDIGO_ADC_MODE_C12 30 // not available on all boards
#define NDIGO_ADC_MODE_D12 31 // not available on all boards
```

### **double bandwidth**

Set to the minimum bandwidth required for the application. Lower bandwidth results in reduced noise. The driver will set the ADC to the minimum setting that has at least the desired bandwidth and report the selected bandwidth in the **ndigo\_param\_info** structure. The -8, -10 and -12 versions currently supports **1GHz** and **3GHz** bandwidth, the -8AQ version supports **2GHz**, **1.5GHz**, **600MHz** and **500 MHz**.

### **ndigo\_bool\_t reserved**

### **ndigo\_bool\_t tdc\_enabled**

Enable capturing of TDC measurements on external digital input channel.

### **ndigo\_bool\_t tdc\_fb\_enabled**

Enable enhanced TDC resolution. Currently not implemented.

### **double analog\_offset[NDIGO\_CHANNEL\_COUNT]**

Sets the input DC offset-values to **+/- this value in volts**. Defaults to **0**.

### **double dc\_offset[2]**

Sets the DC offset in volts for the TDC trigger input (index 1) and the GATE input (index 0). The trigger threshold is zero. For **negative 0.8V NIM** pulses a value of **0.4** should be set here.

### **ndigo\_trigger trigger[NDIGO\_TRIGGER\_COUNT + NDIGO\_ADD\_TRIGGER\_COUNT]**

Configuration of the external trigger sources. Threshold is ignored for entries **8 and above**.

The trigger indexes refer to the entry in the trigger array and are defined like this:

```
#define NDIGO_TRIGGER_A0 0
#define NDIGO_TRIGGER_A1 1
#define NDIGO_TRIGGER_B0 2
#define NDIGO_TRIGGER_B1 3
#define NDIGO_TRIGGER_C0 4
#define NDIGO_TRIGGER_C1 5
#define NDIGO_TRIGGER_D0 6
#define NDIGO_TRIGGER_1 7
#define NDIGO_TRIGGER_TDC 8
#define NDIGO_TRIGGER_GATE 9
#define NDIGO_TRIGGER_BUS0 10
```

```
#define NDIGO_TRIGGER_BUS1 11
#define NDIGO_TRIGGER_BUS2 12
#define NDIGO_TRIGGER_BUS3 13
#define NDIGO_TRIGGER_UTO 14
#define NDIGO_TRIGGER_ONE 15
```

Always positive edge-sensitive sources:

```
#define NDIGO_TRIGGER_TDC PE 16
#define NDIGO_TRIGGER_GATE PE 17
#define NDIGO_TRIGGER_BUS0 PE 18
#define NDIGO_TRIGGER_BUS1 PE 19
#define NDIGO_TRIGGER_BUS2 PE 20
#define NDIGO_TRIGGER_BUS3 PE 21
```

**ndigo\_trigger\_block trigger\_block[NDIGO\_CHANNEL\_COUNT + 1]**

A structure describing the trigger settings of the four channels plus the timestamp channel. In some modes not all channels are used.

**ndigo\_gating\_block gating\_block[4]**

A structure describing the gating blocks that can be used by the trigger blocks to filter triggers.

**ndigo\_extension\_block extension\_block[NDIGO\_EXTENSION\_COUNT]**

A structure describing the routing of the 4 digital channels of the **Ndigo extension board** to the trigger matrix.

**int drive\_bus[4]**

Enable output drive for each of the four external sync lines. Each integer represents a bitmask selecting the trigger sources for that line. The bit mapping is described in section `Structure\_ndigo\_trigger\_block` on page 22.

**int auto\_trigger\_period**

**int auto\_trigger\_random\_exponent**

Create a trigger either periodically or randomly. There are two parameters **M** = trigger\_period and **N** = random\_exponent that result in a distance between triggers of

$$T = 1 + M + [1 \dots 2^N]$$

clock cycles.

$$0 \leq M < 2^{32}$$

$$0 \leq N < 32$$

There is no enable or reset as the usage of this trigger can be configured in the trigger block channel source field.

**int output\_mode**

Defines the data representation in the output. **Signed16** scales and INL-corrects the input. **RAW** directly presents the ADC values.

```
#define NDIGO_OUTPUT_MODE_SIGNED16 0
#define NDIGO_OUTPUT_MODE_RAW 1
#define NDIGO_OUTPUT_MODE_CUSTOM 2
#define NDIGO_OUTPUT_MODE_CUSTOM_INL 3
```

### **lut\_func custom \_lut**

Lookup table. If the output\_mode is set to **NDIGO\_OUTPUT\_MODE\_CUSTOM** or to **NDIGO\_OUTPUT\_MODE\_CUSTOM\_INL**, this function is used for mapping from ADC value to output value. The driver will call this function with a value from **-1** to **+1** and the function must return the corresponding signed 16 bit value that the board should return for an input voltage relative to the full scale range.

### **typedef short (\*lut\_func)(int channel, float x)**

This can be used e.g. for custom INL, offset and gain correction that covers user front end electronics. It can also invert the signal or correct the effect of logarithmic input amplifiers etc.

The LUT is applied on the board, thus using it does not cause any additional CPU load. In the mode **NDIGO\_OUTPUT\_MODE\_CUSTOM\_INL** the on-board INL correction table is applied before the user function, while **NDIGO\_OUTPUT\_MODE\_CUSTOM** does not perform INL correction. In order to use the user lookup table functionality, **lut\_func** must be set to a pointer to the LUT-function

## Structure ndigo\_trigger

### **short threshold**

Sets the threshold for the trigger block within the range of the ADC data of -32768 and +32768.

For trigger indices **NDIGO\_TRIGGER\_TDC** to **NDIGO\_TRIGGER\_BUS3\_PE** the threshold is ignored.

### **ndigo\_bool\_t edge**

If set this trigger implements edge trigger functionality else this is a level trigger.

For trigger indices **NDIGO\_TRIGGER\_AUTO** and **NDIGO\_TRIGGER\_ONE** this is ignored.

For trigger indices **NDIGO\_TRIGGER\_TDC\_PE** to **NDIGO\_TRIGGER\_BUS3\_PE** this must be set.

### **ndigo\_bool\_t rising**

If set trigger on rising edges or when above threshold.

For trigger indices **NDIGO\_TRIGGER\_AUTO** and **NDIGO\_TRIGGER\_ONE** this is ignored.

For trigger indices **NDIGO\_TRIGGER\_TDC\_PE** to **NDIGO\_TRIGGER\_BUS3\_PE** this must be set.

### **ndigo\_bool\_t rising**

If set trigger on rising edges or when above threshold.

For trigger indices **NDIGO\_TRIGGER\_AUTO** and **NDIGO\_TRIGGER\_ONE** this is ignored.

For trigger indices **NDIGO\_TRIGGER\_TDC\_PE** to **NDIGO\_TRIGGER\_BUS3\_PE** this must be set.

## Structure ndigo\_trigger\_block

### **ndigo\_bool\_t enabled**

Activate triggers on this channel.

### **ndigo\_bool\_t retrigger**

If a new trigger condition occurs while the postcursor is acquired, the packet is extended by starting a new postcursor. Otherwise the new trigger is ignored and the packet ends after the precursor of the first trigger.

The retrigger setting is ignored for the timestamp channel.

### **ndigo\_bool\_t reserved1**

Defaults to false. Do not change.

### **ndigo\_bool\_t reserved2**

Defaults to false. Do not change.

### **int precursor**



Precursor in multiples of 3.2ns. The amount of data preceding a trigger that is captured. The precursor setting is ignored for the timestamp channel.

#### **int length**

In multiples of 3.2ns.

The total amount of data that is recorded in addition to the trigger window. Precursor determines how many of these are ahead of the trigger and how many are appended after the trigger. In **edge trigger mode** the trigger window always is **3.2ns** wide, in **level trigger mode** it is as long as the trigger condition is fulfilled.

The length setting is ignored for the timestamp channel.

#### **int sources**

A bit mask with a bit set for all trigger sources that can trigger this channel.

```
#define NDIGO_TRIGGER_SOURCE_A0 0x00000001
#define NDIGO_TRIGGER_SOURCE_A1 0x00000002
#define NDIGO_TRIGGER_SOURCE_B0 0x00000004
#define NDIGO_TRIGGER_SOURCE_B1 0x00000008
#define NDIGO_TRIGGER_SOURCE_C0 0x00000010
#define NDIGO_TRIGGER_SOURCE_C1 0x00000020
#define NDIGO_TRIGGER_SOURCE_D0 0x00000040
#define NDIGO_TRIGGER_SOURCE_D1 0x00000080
#define NDIGO_TRIGGER_SOURCE_TDC 0x00000100
#define NDIGO_TRIGGER_SOURCE_GATE 0x00000200
#define NDIGO_TRIGGER_SOURCE_BUS0 0x00000400
#define NDIGO_TRIGGER_SOURCE_BUS1 0x00000800
#define NDIGO_TRIGGER_SOURCE_BUS2 0x00001000
#define NDIGO_TRIGGER_SOURCE_BUS3 0x00002000
#define NDIGO_TRIGGER_SOURCE_AUTO 0x00004000
#define NDIGO_TRIGGER_SOURCE_ONE 0x00008000
#define NDIGO_TRIGGER_SOURCE_TDC PE 0x01000000
#define NDIGO_TRIGGER_SOURCE_GATE PE 0x02000000
#define NDIGO_TRIGGER_SOURCE_BUS0 PE 0x04000000
#define NDIGO_TRIGGER_SOURCE_BUS1 PE 0x08000000
#define NDIGO_TRIGGER_SOURCE_BUS2 PE 0x10000000
#define NDIGO_TRIGGER_SOURCE_BUS3 PE 0x20000000
```

#### **int gates**

```
#define_NDIGO_TRIGGER_GATE_NONE 0x0000
#define_NDIGO_TRIGGER_GATE_0 0x0001
#define_NDIGO_TRIGGER_GATE_1 0x0002
#define_NDIGO_TRIGGER_GATE_2 0x0004
#define_NDIGO_TRIGGER_GATE_3 0x0008
```

**double minimum\_free\_packets;**

This parameter sets how many packets are supposed to fit into the on-board FIFO before a new packet is recorded after the FIFO was full, i.e. a certain amount of free space in the FIFO is demanded before a new packet is written after the FIFO was full.

As a measure for the packet length the gate length set by the user is used. The on-board algorithm checks the free FIFO space only in case the FIFO is full. Therefore, if this number is **1.0** or more, at least every second packet in the DMA buffer is guaranteed to have the full length set by the gate length parameters. In many cases smaller values will also result in full length packets. But below a certain value multiple packets that are cut off at the end will show up.

## Structure ndigo gating block

### **ndigo\_bool\_t negate**

Invert output polarity. Defaults to false.

### **ndigo\_bool\_t retrigger**

Defaults to false. If retrigging is enabled, the timer is reset to the value of the start parameter whenever the input signal is set while waiting to reach the stop time.

### **ndigo\_bool\_t extend**

Defaults to true. If set, a gate is created with the set timing from the first occurrence of the input trigger even for short gates. If not set, the input signal must persist for the gate to be created. This feature is **NOT YET IMPLEMENTED**.

### **ndigo\_bool\_t reserved1**

Defaults to false. Do not change.

### **int start**

In multiples of **3.2ns**. The time from the first input signal seen in the idle state until the gating output is set. The value of start needs to be less or equal to the stop value. Maximum value for start and stop is  $2^{16} - 1$ .

### **int stop**

In multiples of **3.2ns**. Maximum allowed value is  $2^{16} - 1$ .

The time from leaving the idle state until the gating output is reset. If retrigging is enabled, the timer is reset to the value of the start parameter whenever the input signal is set while waiting to reach the stop time.

### **int sources**

A bit mask with a bit set for all trigger sources that can trigger this channel. The gates cannot use the additional digital trigger sources **NDIGO\_TRIGGER\_SOURCE\_TDC\_PE** to **NDIGO\_TRIGGER\_SOURCE\_BUS3\_PE**.

```
#define NDIGO_TRIGGER_SOURCE_A0 0x00000001
#define NDIGO_TRIGGER_SOURCE_A1 0x00000002
#define NDIGO_TRIGGER_SOURCE_B0 0x00000004
#define NDIGO_TRIGGER_SOURCE_B1 0x00000008
#define NDIGO_TRIGGER_SOURCE_C0 0x00000010
#define NDIGO_TRIGGER_SOURCE_C1 0x00000020
#define NDIGO_TRIGGER_SOURCE_D0 0x00000040
#define NDIGO_TRIGGER_SOURCE_D1 0x00000080
#define NDIGO_TRIGGER_SOURCE_TDC 0x00000100
#define NDIGO_TRIGGER_SOURCE_GATE 0x00000200
#define NDIGO_TRIGGER_SOURCE_BUS0 0x00000400
#define NDIGO_TRIGGER_SOURCE_BUS1 0x00000800
```

```
#define NDIGO_TRIGGER_SOURCE_BUS2 0x00001000
#define NDIGO_TRIGGER_SOURCE_BUS3 0x00002000
#define NDIGO_TRIGGER_SOURCE_AUTO 0x00004000
#define NDIGO_TRIGGER_SOURCE_ONE 0x00008000
```

## Structure ndigo extension block

This structure configures how the inputs from the optional extension board and signals from the synchronization bus are merged.

### **ndigo\_bool\_t enable**

Enable routing of digital signal from Ndigo extension board to the according **BUSx** trigger unit.

### **ndigo\_bool\_t ignore\_cable**

If **false** input signal and BUS signal are **OR** ed before routing to the according

**BUSx** trigger unit. Otherwise only the signal from **Ndigo extension board** is used.

## Run Time Control

```
int ndigo_start_capture(ndigo_device *device)
```

```
int ndigo_pause_capture(ndigo_device *device)
```

```
int ndigo_continue_capture(ndigo_device *device)
```

Call this to resume data acquisition after a call to `ndigo_pause_capture`.

```
int ndigo_stop_capture(ndigo_device *device)
```

## 3.6 Readout

```
int ndigo_read(ndigo_device *device, ndigo_read_in *in, ndigo_read_out *out)
```

Return a pointer to an array of captured data in **read\_out**. The result can contain any number of packets of type **ndigo\_packet**. **read\_in** provides parameters to the driver. A call to this method automatically allows the driver to reuse the memory returned in the previous call.

Returns an error code as defined in the structure **ndigo\_read\_out**.

```
int ndigo_acknowledge(ndigo_device *device, ndigo_packet *packet)
```

Acknowledge all data up to the packet provided as parameter. This is mandatory if **acknowledge\_last\_read** in the **ndigo\_read\_in** structure is set to **false** for calls to **ndigo\_read**.

This feature allows to either free up partial DMA space early if there will be no call to **ndigo\_read** anytime soon. It also allows to keep data over multiple calls to **ndigo\_read** to avoid unnecessary copying of data.

```
int ndigo_process_tdc_packet(ndigo_device *device, ndigo_packet *packet)
```

Call on a TDC packet to update the timestamp of the packet with a more accurate value. If called more than once on a packet the timestamp will be invalid.

## Input Structure ndigo read in

```
ndigo_bool_t acknowledge_last_read
```

If set **ndigo\_read** automatically acknowledges packets from the last read.

## Input Structure ndigo read out

```
ndigo_packet *first_packet
```

Pointer to the first packet that was capture by the call of `ndigo_read`.

**ndigo\_packet \*last\_packet**

Address of header of the last packet in the buffer.

**int error\_code**

```
#define NDIGO_READ_OK 0
```

```
#define NDIGO_READ_NO_DATA 1
```

```
#define NDIGO_READ_INTERNAL_ERROR 2
```

**const char \*error\_message**

## 3.7 Other Functions

### LED control

There are six LEDs on the front panel. The intensity of the red and green part can be set from **0** to **255**. There is no blue component in the current version. Per default all LEDs are set to **auto mode**. This means that used channels are lit **green**, activity is shown as **yellow** on overflow is shown as **red**.

**int ndigo\_set\_led\_color(ndigo device \*device, int led, unsigned short r, unsigned short g, unsigned short b)**

Set the LED to the selected color. No automatic updates are performed.

**int ndigo set led automode(ndigo device \*device, int led)**

Let the selected LED be controlled by hardware.

## 4 Packet Format

### 4.1 Output Structure ndigopacket

**unsigned char channel**

**0** to **3** for the ADC input channels, **4** for the TDC, **5** for the timestamp channel.

**unsigned char card**

Identifies the source card in case there are multiple boards present. Defaults to **0** if no value is assigned to the parameter `boardid` in Structure `ndigoinitparameters` or set via

**int ndigosetboardid(ndigodevice \*device, int boardid).**

**unsigned char type**

For the ADC channels this is set to **1** to signify **16 bit signed** data.

For the TDC channel it is set to **8** to signify **64 bit unsigned** data.

If the type field is 128 or greater then there is no data present, even if length is not **0**. In this cases the length field may contain other data.

Type	Length Field	Description
1	Number of payload words	16 bit signed samples from one of the ADCs
8	Number of payload words	64 Bit unsigned TDC Data, only for internal processing

128	Bit pattern of trigger sources	Whenever at least one of the sources that is enabled for the timestamp channel triggers, one of these packets is generated. The length field contains the triggers active when this packet was created.
-----	--------------------------------	---

### unsigned char flags

```
#define NDIGO_PACKET_FLAG_SHORTENED 1
```

If the bit with **weight 1** is set, the packet was truncated because the internal FIFO was full. Less than the requested number of samples have been written due to the full FIFO.

```
#define NDIGO_PACKET_FLAG_PACKETS_LOST 2
```

If the bit with **weight 2** is set, there are lost triggers immediately preceding this packet due to insufficient DMA buffers. The DMA controller has discarded packets due to full host buffer.

```
#define NDIGO_PACKET_FLAG_OVERFLOW 4
```

If the bit with **weight 4** is set, the packet contains ADC sample overflows.

```
#define NDIGO_PACKET_FLAG_TRIGGER_MISSED 8
```

If the bit with **weight 8** is set, there are lost triggers immediately preceding this packet due to insufficient buffers. The trigger unit has discarded packets due to full FIFO.

```
#define NDIGO_PACKET_FLAG_DMA_FIFO_FULL 16
```

If the bit with **weight 16** is set, the internal DMA FIFO was full. Triggers only got lost if a subsequent package has the bit with **weight 8** set.

```
#define NDIGO_PACKET_FLAG_HOST_BUFFER_FULL 32
```

If the bit with **weight 32** is set, the host buffer was full. Triggers only got lost if a subsequent package has the bit with **weight 8** set.

```
#define NDIGO_PACKET_FLAG_TDC_NO_EDGE 64
```

If the bit with **weight 64** is set, the packet from the TDC does not contain valid data and the timestamp is not corrected. No valid edge was found in TDC packet.

### unsigned int length

Number of **64-bit** elements (each containing 4 samples) in the data array if type < 128.

If **type = 128** this is the pattern of trigger sources that were active in the clock cycle given by the timestamp. Bits are set according to the trigger sources, i.e. **bit 0** is set if **trigger A0** was active, **bit 29** is set if **trigger BUS3 PE** was active. Use the **NDIGO\_TRIGGER\_SOURCE\_\*** to check for the bits set.

### unsigned \_\_int64 timestamp

ADC channels **A** to **D**: Timestamp of the last word in the packet in ps.

TDC: Timestamp of the trigger event (falling edge) on the TDC channel in ps. When **ndigo\_process\_tdc\_packet()** is called once on the packet the timestamp is replaced with the precise timestamp for the edge.

Timestamp channel: Timestamp of the trigger event in ps.

### unsigned \_\_int64 data[]

Sample data. For the **Ndigo5G** each **64 bit** word contains four **16 bit** signed words from the ADC. The user can cast the array to **short\*** to directly operate on the sample data.

## 5 C-Example

```
#include "Ndigo_interface.h"
#include <stdio.h>
#include <stdlib.h>

int main(int argc, char* argv[])
{
    ndigo_init_parameters params;
    ndigo_get_default_init_parameters(&params);

    params.card_index = 0;
    params.buffer_size[0] = 1<<23;
    params.drive_external_clock = true;
    params.is_slave = false;
    params.use_external_clock = false;

    int error_code;
    const char*error_message;
    ndigo_device* ndgo = ndigo_init(&params, &error_code, &error_message);
    if( error_code != NDIGO_OK ) {
        printf("\nError %d: %s\n", error_code, error_message);
        exit(-1);
    }

    ndigo_configuration config;
    ndigo_get_default_configuration(ndgo, &config);
    config.adc_mode = NDIGO_ADC_MODE_ABCD;

    // disable unused trigger blocks
    config.trigger_block[1].enabled = false;
    config.trigger_block[2].enabled = false;
    config.trigger_block[3].enabled = false;
    config.trigger_block[4].enabled = false;

    // configure trigger block 0
    config.trigger_block[0].enabled = true;
    config.trigger_block[0].minimum_free_packets = 1.0;
    config.trigger_block[0].precursor = 0;
    config.trigger_block[0].retrigger = 0;

    config.trigger_block[0].sources = NDIGO_TRIGGER_SOURCE_A0;
    config.trigger_block[0].length = 16;
    config.trigger_block[0].gates = NDIGO_TRIGGER_GATE_NONE;

    config.analog_offset[0] = 0.1;

    config.trigger[NDIGO_TRIGGER_A0].edge = true;
    config.trigger[NDIGO_TRIGGER_A0].rising = false;
    config.trigger[NDIGO_TRIGGER_A0].threshold = 0;

    if( ndigo_configure(ndgo, &config) != NDIGO_OK ) {
        printf("\nFatal configuration error. Aborting...\n");
        exit(-1);
    }

    ndigo_start_capture(ndgo);

    // counts the number of packets received
    int count = 0;

    while( count < 10 ) {
        ndigo_read_in in;
        // Do not wait for data
        // (if set to 1 the ndigo_acknowledge function has to be removed)
        in.acknowledge_last_read = 0;
        ndigo_read_out out;
        int result = ndigo_read(ndgo, &in, &out);
        if( !result ) {
            // buffer received with one or more packets
            ndigo_packet *packet = out.first_packet;
            while( packet <= out.last_packet ) {
                int length = 0;
                if( !(packet->type & NDIGO_PACKET_TYPE_TIMESTAMP_ONLY) )
                    length = packet->length;

                printf("Card %02x, Channel %02x, Flags %02x, Length %6d, Timestamp %llu \n", packet->card, packet->channel, packet->flags, length, packet->timestamp);
                if( !(packet->type & NDIGO_PACKET_TYPE_TIMESTAMP_ONLY) ){
                    short* data = (short*) packet->data;
                    for( inti = 0; i < packet->length * 4; i++ )
                        printf("%6d, ", *(data++));
                    printf("\n\n");
                }
                // current packet pointer is invalid after call to ndigo_acknowledge
                ndigo_packet *next_packet = ndigo_next_packet(packet);
                ndigo_acknowledge(ndgo, packet);
                packet = next_packet;
                count++;
            }
        }
    }
    ndigo_close(ndgo);
    return 0;
}
```

## 6 Technical Data

- Input Passband: **4.5MHz** to **950MHz**.
- Power Requirements: **25W**
- Mechanical Dimensions: **170mm** × **106mm**
- Throughput: **800MByte/s** on PCIe x4

### 6.1 Digitizer Characteristics

Each board is tested against the values listed in the **Min** column. “Typical” is the mean value of the first 10 boards produced.

#### 1-Channel-Mode (5Gsps)

Symbol	Parameter	Min	Typical	Max	Units
THD1	Total Harmonic Distortion	56	60		dB
SNR1	Signal to Noise Ration	47	49		dB
SFDR incl 1	Spurious Free Dynamic Range (including Harmonics)	55	59		dB
SFDR1	Spurious Free Dynamic Range (excluding Harmonics)	55	60		dB
SINAD1	Signal-to-Interference Ratio including Noise and Distortion	47	48		dB
ENOB1	Effective Number of Bits	7,5	7,7		

#### 2-Channel-Mode (2.5 Gsps)

Symbol	Parameter	Min	Typical	Max	Units
THD2	Total Harmonic Distortion	56	60		dB
SNR2	Signal to Noise Ration	49	51		dB
SFDR2	Spurious Free Dynamic Range (including Harmonics)	58	60		dB
SFDR2	Spurious Free Dynamic Range (excluding Harmonics)	58	61		dB
SINAD2	Signal-to-Interference Ratio including Noise and Distortion	49	50		dB
ENOB2	Effective Number of Bits	7,8	8,1		

#### 4-Channel-Mode (1.25 Gsps)

Symbol	Parameter	Min	Typical	Max	Units
THD4	Total Harmonic Distortion	56	60		dB
SNR4	Signal to Noise Ration	49	51		dB
SFDR4	Spurious Free Dynamic Range (including Harmonics)	58	60		dB

SFDR4	Spurious Free Dynamic Range (excluding Harmonics)	68	73		dB
SINAD4	Signal-to-Interference Ratio including Noise and Distortion	49	51		dB
ENOB4	Effective Number of Bits	7,9	8,1		

## 6.2 Electrical Characteristics

### Oscillator

The **Ndigo5G** uses an OCXO oscillator with **25ppb** stability. After power up the oscillator needs to run for **10 minutes** to reach this stability.

### Environmental Conditions for Operation

The board is designed to be operated under the following conditions:

Symbol	Parameter	Min	Typical	Max	Units
T	ambient temperature	5		40	°C
RH	relative humidity at 31°C	20		75	%

### Environmental Conditions for Storage

The board shall be stored between operation under the following conditions:

Symbol	Parameter	Min	Typical	Max	Units
T	ambient temperature	-30		60	°C
RH	relative humidity at 31°C non condensing	10		70	%

### Power Supply

### Analog Input

AC coupled single-ended analog inputs (standard version).

Symbol	Parameter	Min	Typical	Max	Units
V p-p	Peak to peak input voltage			0,5	V
Z p	input impedance		50		Ω
	Analog offset	-0,25		0,25	V

AC coupled differential analog inputs (S version).

Symbol	Parameter	Min	Typical	Max	Units
V com	Input common mode	-4		6	V
V p-p	Differential input Voltage	-125		125	mV
Z p	Input impedance		100		Ω



	Analog offset	-0,2 5		+0.2 5	V
--	---------------	-----------	--	-----------	---

## Analog inputs

Single ended AC coupled inputs Trigger and GATE with configurable DC offset bias.

Symbol	Parameter	Min	Typical	Max	Units
V	Pulse height			5.0	V
V	DC offset	-1.25		1.25	V
V	DC offset for TDC	-1.25		-0.01	V
Z	input impedance		50		$\Omega$
t	pulse width	7		100	ns

## 6.3 Information Required by DIN EN 61010-1

### Manufacturer

The **Ndigo5G** is a product of:

cronologic GmbH & Co. KG

Jahnstraße 49

60318 Frankfurt

HRA 42869 beim Amtsgericht Frankfurt/M

VAT-ID: DE235184378

### Intended Use and System Integration

The devices are not ready to use as delivered by cronologic. It requires the development of specialized software to fulfill the application of the end user. The device is provided to system integrators to be built into measurement systems that are distributed to end users. These systems usually consist of a the **Ndigo5G**, a main board, a case, application software and possible additional electronics to attach the system to some type of detector. They might also be integrated with the detector.

The **Ndigo5G** is designed to comply with **DIN EN 61326-1** when operated on a PCIe compliant main board housed in a properly shielded enclosure. When operated in a closed standard compliant PC enclosure the device does not pose any hazards as defined by **EN 61010-1**.

Radiated emissions, noise immunity and safety highly depend on the quality of the enclosure. It is the responsibility of the system integrator to ensure that the assembled system is compliant to applicable standards of the country that the system is operated in, especially with regards to user safety and electromagnetic interference. Compliance was only tested for attached cables shorter than **3m**.

When handling the board, adequate measures have to be taken to protect the circuits against electrostatic discharge (ESD). All power supplied to the system must be turned off before installing the board.

### Cooling

The **Ndigo5G** in its base configuration has passive cooling that requires a certain amount of air flow. If the case design can't provide enough air flow to the board, a slot cooler like Zalman ZM-SC100 can be placed next to the board. Active cooling is also available as an option to the board.

## Environmental Conditions

See [Section 6.2.2](#) and [Section 6.2.3](#).

## Inputs

All inputs are AC coupled. The inputs have very high input bandwidth requirements and therefore there are no circuits that provide over voltage protection for these signals. Any voltage on the inputs above **5V** or below **-5V** relative to the voltage of the slot cover can result in permanent damage to the board.

## Known Bugs

The Ndigo5G does not work in most Thunderbolt PCIe extension enclosures. The reason is unknown.

## Workarounds

Use **Ndigo6G** All other cronologic products work reliably in Thunderbolt enclosures. The Ndigo6G offers very similar functionality to the **Ndigo5G** at a higher performance. When using the Ndigo6G as a replacement, there are some software changes required in the device configuration. The readout data format and API is identical. See [www.cronologic.de/products/adcs/ndigo6g-12](http://www.cronologic.de/products/adcs/ndigo6g-12) for details.

Use Ndigo Crate Up to eight **Ndigo5G** can be used in an Ndigo Crate connected to a PC. Electrically the setup is similar to an external Thunderbolt enclosure, but the PC must have a vacant PCIe slot. See [www.cronologic.de/products/pcie/pcie-crates](http://www.cronologic.de/products/pcie/pcie-crates) for details.

All other cronologic products work reliably in Thunderbolt enclosure. Consider using an **Ndigo6G** as a replacement.

## Recycling

cronologic is registered with the "Stiftung Elektro-Altgeräte Register" as a manufacturer of electronic systems with **Registration ID DE 77895909**.

The **Ndigo5G** belongs to **category 9, "Überwachungs und Kontrollinstrumente für ausschließlich gewerbliche Nutzung"**. The last owner of an **Ndigo5G** must recycle it, treat the board in compliance with **§11** and **§12** of the German ElektroG, or return it to the manufacturer's address listed on page 48.

## Export Control

The **Ndigo5G** product line is a dual use item under [Council Regulation \(EC\) No 428/2009 of 5 May 2009 setting up a Community regime for the control of exports, transfer, brokering and transit of dual-use items](#) in section **3A002h**. Similar regulations exist in many countries outside Europe.

An export permit is required to export this product from the European Community (EC) which will cause additional lead time. When ordering from outside the EC, the seller will ask you for additional information needed to obtain this permit.

Before reexporting an **Ndigo5G** or any product containing an Ndigo5G as a component please check your local regulations whether an export permit is required.

## 7 Revision History

### 7.1 Firmware

Revision	Date	Comments
1.4865	2015-07-28	Internal optimizations
1.4824	2015-02-27	Fixed intel PCIe link training issues

### 7.2 Driver & Applications

Revision	Date	Comments
1.4.3	2019-10-21	Fixed a card initialization error in x64 32 mode
1.4.0	2019-06-04	Added Windows 10 support
1.3.0	2017-06-08	NdigoScope application now supports Ndigo250M-14

### 7.3 User Guide

Revision	Date	Comments
1.1.0	2019-08-27	API clarifications